H. Suzuki, T. Nishigori, T. Yamazaki, K. Nakamura, T. Oguri, T. Atsumo, M. Takada, A. Ikemoto
{"title":"用于16mb BiCMOS ram的堆叠发射极多晶硅(STEP)双极技术","authors":"H. Suzuki, T. Nishigori, T. Yamazaki, K. Nakamura, T. Oguri, T. Atsumo, M. Takada, A. Ikemoto","doi":"10.1109/BIPOL.1992.274074","DOIUrl":null,"url":null,"abstract":"A stacked emitter polysilicon (STEP) bipolar technology is described for megabit BiCMOS static RAMs (SRAMs) using TFT (thin film transistor) load cells. The STEP electrode structure consists of the gate (bottom) and the channel (top) polysilicon layers of the TFT. This technology overcomes the perimeter and plug effects for narrow emitter windows. A tungsten-silicide ground line in the RAM cell can be employed to realize a highly stable cell operation at 3.3 V in a 16-Mb BiCMOS SRAM.<<ETX>>","PeriodicalId":286222,"journal":{"name":"Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A stacked emitter polysilicon (STEP) bipolar technology for 16 Mb BiCMOS SRAMs\",\"authors\":\"H. Suzuki, T. Nishigori, T. Yamazaki, K. Nakamura, T. Oguri, T. Atsumo, M. Takada, A. Ikemoto\",\"doi\":\"10.1109/BIPOL.1992.274074\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A stacked emitter polysilicon (STEP) bipolar technology is described for megabit BiCMOS static RAMs (SRAMs) using TFT (thin film transistor) load cells. The STEP electrode structure consists of the gate (bottom) and the channel (top) polysilicon layers of the TFT. This technology overcomes the perimeter and plug effects for narrow emitter windows. A tungsten-silicide ground line in the RAM cell can be employed to realize a highly stable cell operation at 3.3 V in a 16-Mb BiCMOS SRAM.<<ETX>>\",\"PeriodicalId\":286222,\"journal\":{\"name\":\"Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-10-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BIPOL.1992.274074\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.1992.274074","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A stacked emitter polysilicon (STEP) bipolar technology for 16 Mb BiCMOS SRAMs
A stacked emitter polysilicon (STEP) bipolar technology is described for megabit BiCMOS static RAMs (SRAMs) using TFT (thin film transistor) load cells. The STEP electrode structure consists of the gate (bottom) and the channel (top) polysilicon layers of the TFT. This technology overcomes the perimeter and plug effects for narrow emitter windows. A tungsten-silicide ground line in the RAM cell can be employed to realize a highly stable cell operation at 3.3 V in a 16-Mb BiCMOS SRAM.<>