{"title":"基于量子点元胞自动机的新型Toffoli门设计","authors":"Huiming Tian, Zhufei Chu","doi":"10.1109/CSTIC52283.2021.9461426","DOIUrl":null,"url":null,"abstract":"In this paper, a novel reversible Toffoli gate that uses enhanced logic primitives is proposed. These primitives considered are three-input NAND-NOR-Inverter (NNI) gates and five-input majority-of-five gates. The Toffoli gate design is implemented without any inversion operation, which results in area and delay advantages. Furthermore, we adopt the proposed Toffoli gate as the building block to construct a 4–2 reversible priority encoder. Quantum-dot cellular automata technology was used to validate the proposed design. The experimental results show that the proposed design reduces the delay and the area by 46.15% and 28.71%, respectively, compared with the state-of-the-art design.","PeriodicalId":186529,"journal":{"name":"2021 China Semiconductor Technology International Conference (CSTIC)","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-03-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Novel Toffoli Gate Design Using Quantum-dot Cellular Automata\",\"authors\":\"Huiming Tian, Zhufei Chu\",\"doi\":\"10.1109/CSTIC52283.2021.9461426\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a novel reversible Toffoli gate that uses enhanced logic primitives is proposed. These primitives considered are three-input NAND-NOR-Inverter (NNI) gates and five-input majority-of-five gates. The Toffoli gate design is implemented without any inversion operation, which results in area and delay advantages. Furthermore, we adopt the proposed Toffoli gate as the building block to construct a 4–2 reversible priority encoder. Quantum-dot cellular automata technology was used to validate the proposed design. The experimental results show that the proposed design reduces the delay and the area by 46.15% and 28.71%, respectively, compared with the state-of-the-art design.\",\"PeriodicalId\":186529,\"journal\":{\"name\":\"2021 China Semiconductor Technology International Conference (CSTIC)\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-03-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 China Semiconductor Technology International Conference (CSTIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSTIC52283.2021.9461426\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 China Semiconductor Technology International Conference (CSTIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC52283.2021.9461426","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
摘要
本文提出了一种基于增强逻辑原语的可逆Toffoli门。考虑的这些基元是三输入nand - no -逆变器(NNI)门和五输入多数五门。Toffoli栅极设计无需任何反转运算,具有面积和延迟方面的优势。此外,我们采用所提出的Toffoli门作为构建块来构建一个4-2可逆优先编码器。采用量子点元胞自动机技术对所提出的设计进行了验证。实验结果表明,与现有设计相比,本文提出的设计将时延和面积分别降低了46.15%和28.71%。
A Novel Toffoli Gate Design Using Quantum-dot Cellular Automata
In this paper, a novel reversible Toffoli gate that uses enhanced logic primitives is proposed. These primitives considered are three-input NAND-NOR-Inverter (NNI) gates and five-input majority-of-five gates. The Toffoli gate design is implemented without any inversion operation, which results in area and delay advantages. Furthermore, we adopt the proposed Toffoli gate as the building block to construct a 4–2 reversible priority encoder. Quantum-dot cellular automata technology was used to validate the proposed design. The experimental results show that the proposed design reduces the delay and the area by 46.15% and 28.71%, respectively, compared with the state-of-the-art design.