高效的高并行涡轮解码器3GPP LTE-Advanced

Jing-Shiun Lin, Ming-Der Shieh, Chungguang Liu, Der-Wei Yang
{"title":"高效的高并行涡轮解码器3GPP LTE-Advanced","authors":"Jing-Shiun Lin, Ming-Der Shieh, Chungguang Liu, Der-Wei Yang","doi":"10.1109/VLSI-DAT.2015.7114513","DOIUrl":null,"url":null,"abstract":"Turbo codes have been widely adopted in latest wireless communication systems due to their excellent error correction capability. In 3GPP LTE-Advanced systems, a peak data rate of up to 1 Gbps should be satisfied. To meet this throughput requirement, several turbo decoding algorithms aimed at achieving highly parallel architecture have been investigated. However, the resulting hardware cost of turbo decoders is increased considerably with increasing parallelism. This paper presents a modified parallel-window decoding algorithm to reduce the warm-up computation ratio per each decoding window. In addition, a dual-mode computing schedule is proposed to support the requirement of various code rates and block lengths. Experimental results reveal that the proposed design, implemented in the TSMC 90-nm CMOS process, can achieve the highest throughput rate of 1.45 Gbps and improve the normalized area efficiency by about 24.53% compared to the existing 3GPP-LTE-Advanced turbo decoders.","PeriodicalId":369130,"journal":{"name":"VLSI Design, Automation and Test(VLSI-DAT)","volume":"8 4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Efficient highly-parallel turbo decoder for 3GPP LTE-Advanced\",\"authors\":\"Jing-Shiun Lin, Ming-Der Shieh, Chungguang Liu, Der-Wei Yang\",\"doi\":\"10.1109/VLSI-DAT.2015.7114513\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Turbo codes have been widely adopted in latest wireless communication systems due to their excellent error correction capability. In 3GPP LTE-Advanced systems, a peak data rate of up to 1 Gbps should be satisfied. To meet this throughput requirement, several turbo decoding algorithms aimed at achieving highly parallel architecture have been investigated. However, the resulting hardware cost of turbo decoders is increased considerably with increasing parallelism. This paper presents a modified parallel-window decoding algorithm to reduce the warm-up computation ratio per each decoding window. In addition, a dual-mode computing schedule is proposed to support the requirement of various code rates and block lengths. Experimental results reveal that the proposed design, implemented in the TSMC 90-nm CMOS process, can achieve the highest throughput rate of 1.45 Gbps and improve the normalized area efficiency by about 24.53% compared to the existing 3GPP-LTE-Advanced turbo decoders.\",\"PeriodicalId\":369130,\"journal\":{\"name\":\"VLSI Design, Automation and Test(VLSI-DAT)\",\"volume\":\"8 4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"VLSI Design, Automation and Test(VLSI-DAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-DAT.2015.7114513\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI Design, Automation and Test(VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2015.7114513","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

Turbo码由于具有良好的纠错能力,在最新的无线通信系统中得到了广泛的应用。在3GPP LTE-Advanced系统中,应满足高达1gbps的峰值数据速率。为了满足这种吞吐量要求,研究了几种旨在实现高度并行架构的turbo解码算法。然而,随着并行度的增加,涡轮解码器的硬件成本也随之增加。本文提出了一种改进的并行窗译码算法,以降低每个译码窗的预热计算率。此外,还提出了一种双模式计算计划,以支持不同码率和块长度的要求。实验结果表明,该设计在台积电90纳米CMOS工艺下实现,与现有的3GPP-LTE-Advanced turbo译码器相比,吞吐量最高可达1.45 Gbps,归一化面积效率提高约24.53%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Efficient highly-parallel turbo decoder for 3GPP LTE-Advanced
Turbo codes have been widely adopted in latest wireless communication systems due to their excellent error correction capability. In 3GPP LTE-Advanced systems, a peak data rate of up to 1 Gbps should be satisfied. To meet this throughput requirement, several turbo decoding algorithms aimed at achieving highly parallel architecture have been investigated. However, the resulting hardware cost of turbo decoders is increased considerably with increasing parallelism. This paper presents a modified parallel-window decoding algorithm to reduce the warm-up computation ratio per each decoding window. In addition, a dual-mode computing schedule is proposed to support the requirement of various code rates and block lengths. Experimental results reveal that the proposed design, implemented in the TSMC 90-nm CMOS process, can achieve the highest throughput rate of 1.45 Gbps and improve the normalized area efficiency by about 24.53% compared to the existing 3GPP-LTE-Advanced turbo decoders.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信