Salini Singh, Bhaskar Roy, M. A. Billaha, R. Dutta, S. K. Choudhary
{"title":"Al2O3和HfO2介电材料翅片fet电参数对温度依赖性的比较研究","authors":"Salini Singh, Bhaskar Roy, M. A. Billaha, R. Dutta, S. K. Choudhary","doi":"10.1109/VLSIDCS53788.2022.9811493","DOIUrl":null,"url":null,"abstract":"Scaling down of device dimensions comes with both pros and cons which includes higher device density, lesser area requirement and increase in leakage contribution as well. This leakage sources limit the device scaling up-to certain dimensions but by introduction of multi gate Field Effect Transistors (FET) and use of different gate oxides, the device dimension can be tuned accordingly so that the leakage effects are minimized. Temperature plays a key role to affect the device performance as the size is reduced further. This paper deals with the effect on Fin-FET device performance for different gate oxides by varying the environment temperature from 273 K to 450 K.","PeriodicalId":307414,"journal":{"name":"2022 IEEE VLSI Device Circuit and System (VLSI DCS)","volume":"111 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-02-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Temperature Dependence on Fin-FET Electrical Parameters for Al2O3 and HfO2 Dielectric Materials: A Comparative Study\",\"authors\":\"Salini Singh, Bhaskar Roy, M. A. Billaha, R. Dutta, S. K. Choudhary\",\"doi\":\"10.1109/VLSIDCS53788.2022.9811493\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Scaling down of device dimensions comes with both pros and cons which includes higher device density, lesser area requirement and increase in leakage contribution as well. This leakage sources limit the device scaling up-to certain dimensions but by introduction of multi gate Field Effect Transistors (FET) and use of different gate oxides, the device dimension can be tuned accordingly so that the leakage effects are minimized. Temperature plays a key role to affect the device performance as the size is reduced further. This paper deals with the effect on Fin-FET device performance for different gate oxides by varying the environment temperature from 273 K to 450 K.\",\"PeriodicalId\":307414,\"journal\":{\"name\":\"2022 IEEE VLSI Device Circuit and System (VLSI DCS)\",\"volume\":\"111 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-02-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE VLSI Device Circuit and System (VLSI DCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIDCS53788.2022.9811493\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE VLSI Device Circuit and System (VLSI DCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIDCS53788.2022.9811493","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Temperature Dependence on Fin-FET Electrical Parameters for Al2O3 and HfO2 Dielectric Materials: A Comparative Study
Scaling down of device dimensions comes with both pros and cons which includes higher device density, lesser area requirement and increase in leakage contribution as well. This leakage sources limit the device scaling up-to certain dimensions but by introduction of multi gate Field Effect Transistors (FET) and use of different gate oxides, the device dimension can be tuned accordingly so that the leakage effects are minimized. Temperature plays a key role to affect the device performance as the size is reduced further. This paper deals with the effect on Fin-FET device performance for different gate oxides by varying the environment temperature from 273 K to 450 K.