Jin Jin, Simone Lecchi, R. Castello, D. Manstretta
{"title":"带高线性低噪声放大器的FDD辅助接收机","authors":"Jin Jin, Simone Lecchi, R. Castello, D. Manstretta","doi":"10.1109/ESSCIRC55480.2022.9911524","DOIUrl":null,"url":null,"abstract":"An auxiliary receiver is proposed, including a high dynamic range low-noise amplifier and second-order baseband filter to improve the compression point with low power dissipation. The receiver has high input impedance and it can be placed at the transmitter output without loading effects. Implemented in a 28nm CMOS technology it occupies an active area of 0.5 mm2. The receiver has a measured NF of 6 dB and it can withstand up to +7 dBm continuous waveform (CW) signal at 80 MHz offset with less than 1-dB gain compression. The signal path and the clock generation circuits consume 27 mW and 20 mW at 2 GHz respectively.","PeriodicalId":168466,"journal":{"name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-09-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An FDD Auxiliary Receiver with a Highly Linear Low Noise Amplifier\",\"authors\":\"Jin Jin, Simone Lecchi, R. Castello, D. Manstretta\",\"doi\":\"10.1109/ESSCIRC55480.2022.9911524\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An auxiliary receiver is proposed, including a high dynamic range low-noise amplifier and second-order baseband filter to improve the compression point with low power dissipation. The receiver has high input impedance and it can be placed at the transmitter output without loading effects. Implemented in a 28nm CMOS technology it occupies an active area of 0.5 mm2. The receiver has a measured NF of 6 dB and it can withstand up to +7 dBm continuous waveform (CW) signal at 80 MHz offset with less than 1-dB gain compression. The signal path and the clock generation circuits consume 27 mW and 20 mW at 2 GHz respectively.\",\"PeriodicalId\":168466,\"journal\":{\"name\":\"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-09-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC55480.2022.9911524\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC55480.2022.9911524","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An FDD Auxiliary Receiver with a Highly Linear Low Noise Amplifier
An auxiliary receiver is proposed, including a high dynamic range low-noise amplifier and second-order baseband filter to improve the compression point with low power dissipation. The receiver has high input impedance and it can be placed at the transmitter output without loading effects. Implemented in a 28nm CMOS technology it occupies an active area of 0.5 mm2. The receiver has a measured NF of 6 dB and it can withstand up to +7 dBm continuous waveform (CW) signal at 80 MHz offset with less than 1-dB gain compression. The signal path and the clock generation circuits consume 27 mW and 20 mW at 2 GHz respectively.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
