John A. Abbott, G. Hamilton, N. Kalidas, M. Murtuza, C. Thornton, S. Thomas, Y. Umeda, D. Malladi, D. Towne, S. Chao
{"title":"UltraSPARC-I/sup TM/处理器的高性能PBGA封装设计与开发","authors":"John A. Abbott, G. Hamilton, N. Kalidas, M. Murtuza, C. Thornton, S. Thomas, Y. Umeda, D. Malladi, D. Towne, S. Chao","doi":"10.1109/ECTC.1996.517464","DOIUrl":null,"url":null,"abstract":"This paper describes the development of a 520 terminal Plastic Ball Grid Array (PBGA) package to meet the system level requirements of the UltraSPARC-I/sup TM/ microprocessor. The Printed Circuit Board (PCB) substrate PBGA package developed was designed to handle chip operation above 200 MHz and dissipate 36 watts of power with the assistance of an integral heat sink and airflow. Mechanical stresses, board level reliability, thermal and electrical requirements are outlined. The package enhancements and process refinements executed to meet the design goals and reliability requirements are presented.","PeriodicalId":143519,"journal":{"name":"1996 Proceedings 46th Electronic Components and Technology Conference","volume":"487 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design and development of a high performance PBGA package for the UltraSPARC-I/sup TM/ processor\",\"authors\":\"John A. Abbott, G. Hamilton, N. Kalidas, M. Murtuza, C. Thornton, S. Thomas, Y. Umeda, D. Malladi, D. Towne, S. Chao\",\"doi\":\"10.1109/ECTC.1996.517464\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the development of a 520 terminal Plastic Ball Grid Array (PBGA) package to meet the system level requirements of the UltraSPARC-I/sup TM/ microprocessor. The Printed Circuit Board (PCB) substrate PBGA package developed was designed to handle chip operation above 200 MHz and dissipate 36 watts of power with the assistance of an integral heat sink and airflow. Mechanical stresses, board level reliability, thermal and electrical requirements are outlined. The package enhancements and process refinements executed to meet the design goals and reliability requirements are presented.\",\"PeriodicalId\":143519,\"journal\":{\"name\":\"1996 Proceedings 46th Electronic Components and Technology Conference\",\"volume\":\"487 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-05-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1996 Proceedings 46th Electronic Components and Technology Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECTC.1996.517464\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1996 Proceedings 46th Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1996.517464","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design and development of a high performance PBGA package for the UltraSPARC-I/sup TM/ processor
This paper describes the development of a 520 terminal Plastic Ball Grid Array (PBGA) package to meet the system level requirements of the UltraSPARC-I/sup TM/ microprocessor. The Printed Circuit Board (PCB) substrate PBGA package developed was designed to handle chip operation above 200 MHz and dissipate 36 watts of power with the assistance of an integral heat sink and airflow. Mechanical stresses, board level reliability, thermal and electrical requirements are outlined. The package enhancements and process refinements executed to meet the design goals and reliability requirements are presented.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
