低噪声高输入阻抗8通道斩波稳定脑电采集系统

Z. Yan, M. Atef, Guoxing Wang, Y. Lian
{"title":"低噪声高输入阻抗8通道斩波稳定脑电采集系统","authors":"Z. Yan, M. Atef, Guoxing Wang, Y. Lian","doi":"10.1109/SOCC.2017.8226005","DOIUrl":null,"url":null,"abstract":"This paper presents the design and implementation of an 8-channel low-noise chopper-stabilized analog front-end (AFE) for electroencephalogram (EEG) acquisition system. Each channel of the AFE is composed of an AC-coupled chopper instrumentation amplifier (ACCIA), a programmable gain amplifier (PGA), and a buffer. A positive feedback loop is adopted to boost its input impedance while the low-pass property suppresses the chopping ripple. The proposed AFE is implemented in 0.35 gm CMOS technology with the ADC, MUX, digital part and other control blocks. Post-layout simulation results show that the AFE achieves 46/52/58/64 dB programmable gain, 108 dB CMRR, and 0.32 μVrms input-referred noise for a bandwidth of 0.5–150 Hz. Each channel consumes 7.5 μA from a 3 V supply.","PeriodicalId":366264,"journal":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Low-noise high input impedance 8-channels chopper-stabilized EEG acquisition system\",\"authors\":\"Z. Yan, M. Atef, Guoxing Wang, Y. Lian\",\"doi\":\"10.1109/SOCC.2017.8226005\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design and implementation of an 8-channel low-noise chopper-stabilized analog front-end (AFE) for electroencephalogram (EEG) acquisition system. Each channel of the AFE is composed of an AC-coupled chopper instrumentation amplifier (ACCIA), a programmable gain amplifier (PGA), and a buffer. A positive feedback loop is adopted to boost its input impedance while the low-pass property suppresses the chopping ripple. The proposed AFE is implemented in 0.35 gm CMOS technology with the ADC, MUX, digital part and other control blocks. Post-layout simulation results show that the AFE achieves 46/52/58/64 dB programmable gain, 108 dB CMRR, and 0.32 μVrms input-referred noise for a bandwidth of 0.5–150 Hz. Each channel consumes 7.5 μA from a 3 V supply.\",\"PeriodicalId\":366264,\"journal\":{\"name\":\"2017 30th IEEE International System-on-Chip Conference (SOCC)\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 30th IEEE International System-on-Chip Conference (SOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCC.2017.8226005\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 30th IEEE International System-on-Chip Conference (SOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC.2017.8226005","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

介绍了一种用于脑电图采集系统的8通道低噪声斩波稳定模拟前端(AFE)的设计与实现。AFE的每个通道由一个交流耦合斩波仪表放大器(ACCIA)、一个可编程增益放大器(PGA)和一个缓冲器组成。采用正反馈回路提高输入阻抗,低通特性抑制斩波。该AFE采用0.35 gm CMOS技术,采用ADC、MUX、数字部分等控制模块实现。布局后仿真结果表明,在0.5 ~ 150 Hz的带宽范围内,AFE可实现46/52/58/64 dB的可编程增益、108 dB的CMRR和0.32 μVrms的输入参考噪声。每个通道从3v电源消耗7.5 μA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low-noise high input impedance 8-channels chopper-stabilized EEG acquisition system
This paper presents the design and implementation of an 8-channel low-noise chopper-stabilized analog front-end (AFE) for electroencephalogram (EEG) acquisition system. Each channel of the AFE is composed of an AC-coupled chopper instrumentation amplifier (ACCIA), a programmable gain amplifier (PGA), and a buffer. A positive feedback loop is adopted to boost its input impedance while the low-pass property suppresses the chopping ripple. The proposed AFE is implemented in 0.35 gm CMOS technology with the ADC, MUX, digital part and other control blocks. Post-layout simulation results show that the AFE achieves 46/52/58/64 dB programmable gain, 108 dB CMRR, and 0.32 μVrms input-referred noise for a bandwidth of 0.5–150 Hz. Each channel consumes 7.5 μA from a 3 V supply.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信