大型模拟电路的符号-数值联合仿真

2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595) Pub Date : 2002-08-07 DOI:10.1109/MIEL.2002.1003338

S. Dordevic, P. Petkovi

{"title":"大型模拟电路的符号-数值联合仿真","authors":"S. Dordevic, P. Petkovi","doi":"10.1109/MIEL.2002.1003338","DOIUrl":null,"url":null,"abstract":"This paper presents a new method for hierarchical analysis of large circuits that combine numeric and symbolic simulation. Symbolic analysis is applied only on subcircuits at the lowest hierarchical level. This approach proves beneficial for symbolic and numeric simulation. The time reduction is given on a benchmark example.","PeriodicalId":221518,"journal":{"name":"2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Symbolic-numeric co-simulation of large analogue circuits\",\"authors\":\"S. Dordevic, P. Petkovi\",\"doi\":\"10.1109/MIEL.2002.1003338\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a new method for hierarchical analysis of large circuits that combine numeric and symbolic simulation. Symbolic analysis is applied only on subcircuits at the lowest hierarchical level. This approach proves beneficial for symbolic and numeric simulation. The time reduction is given on a benchmark example.\",\"PeriodicalId\":221518,\"journal\":{\"name\":\"2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MIEL.2002.1003338\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIEL.2002.1003338","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种将数值仿真与符号仿真相结合的大型电路分层分析新方法。符号分析只应用于最低层次的子电路。该方法对符号仿真和数值仿真都是有益的。通过一个基准示例给出了减少时间的方法。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Symbolic-numeric co-simulation of large analogue circuits

This paper presents a new method for hierarchical analysis of large circuits that combine numeric and symbolic simulation. Symbolic analysis is applied only on subcircuits at the lowest hierarchical level. This approach proves beneficial for symbolic and numeric simulation. The time reduction is given on a benchmark example.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595)

自引率

0.00%

发文量