用单电子盒(SEB)纳米器件设计逻辑门

2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS) Pub Date : 2011-04-06 DOI:10.1109/DTIS.2011.5941436

S. Rehan

{"title":"用单电子盒(SEB)纳米器件设计逻辑门","authors":"S. Rehan","doi":"10.1109/DTIS.2011.5941436","DOIUrl":null,"url":null,"abstract":"The Single Electron Box (SEB) is the basic functional Single Electron Nano-Devices (SENDs). In this paper, a detailed analysis of the SEB basic operation is reviewed. The SEB with extra input capacitors is presented with adjusted parameters so as to get same digital levels for both inputs and outputs. Both NOT and NAND logic gates followed by a double-inverter stage are proposed. The detailed schematic diagrams along with the corresponding simulation results (using SIMON 2.0) of these SEB logic gates are included.","PeriodicalId":409387,"journal":{"name":"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","volume":"84 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"The design of logic gates using Single Electron Box (SEB) Nano-Devices\",\"authors\":\"S. Rehan\",\"doi\":\"10.1109/DTIS.2011.5941436\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Single Electron Box (SEB) is the basic functional Single Electron Nano-Devices (SENDs). In this paper, a detailed analysis of the SEB basic operation is reviewed. The SEB with extra input capacitors is presented with adjusted parameters so as to get same digital levels for both inputs and outputs. Both NOT and NAND logic gates followed by a double-inverter stage are proposed. The detailed schematic diagrams along with the corresponding simulation results (using SIMON 2.0) of these SEB logic gates are included.\",\"PeriodicalId\":409387,\"journal\":{\"name\":\"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)\",\"volume\":\"84 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIS.2011.5941436\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2011.5941436","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

单电子盒(SEB)是基本功能的单电子纳米器件(send)。本文对SEB的基本操作进行了详细的分析。采用可调参数的带有额外输入电容的SEB，使其输入和输出均得到相同的数字电平。提出了非与逻辑门和非与逻辑门，然后是双逆变级。给出了这些SEB逻辑门的详细原理图以及相应的仿真结果(使用SIMON 2.0)。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

The design of logic gates using Single Electron Box (SEB) Nano-Devices

The Single Electron Box (SEB) is the basic functional Single Electron Nano-Devices (SENDs). In this paper, a detailed analysis of the SEB basic operation is reviewed. The SEB with extra input capacitors is presented with adjusted parameters so as to get same digital levels for both inputs and outputs. Both NOT and NAND logic gates followed by a double-inverter stage are proposed. The detailed schematic diagrams along with the corresponding simulation results (using SIMON 2.0) of these SEB logic gates are included.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS)

自引率

0.00%

发文量