Matthias Büker, W. Damm, Günter Ehmen, Alexander Metzner, Ingo Stierand, E. Thaden
{"title":"自动化分布式嵌入式汽车应用程序的设计流程:遵守您的时间承诺,同时优化成本","authors":"Matthias Büker, W. Damm, Günter Ehmen, Alexander Metzner, Ingo Stierand, E. Thaden","doi":"10.1109/SIES.2011.5953658","DOIUrl":null,"url":null,"abstract":"We address the complete design flow from specification models of new automotive functions captured in Matlab-Simulink to their distributed execution on hierarchical bus-based electronic architectures hosting the release of already deployed automotive functions. We propose an automated design space exploration process resulting in a cost-optimized extension of the existing target hardware and an allocation of balanced task structures automatically derived from the specification model on this modified target hardware which is sufficient to guarantee both system-level timing requirements and deadlines extracted from the Matlab-Simulink specification model.","PeriodicalId":391594,"journal":{"name":"2011 6th IEEE International Symposium on Industrial and Embedded Systems","volume":"96 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Automating the design flow for distributed embedded automotive applications: Keeping your time promises, and optimizing costs, too\",\"authors\":\"Matthias Büker, W. Damm, Günter Ehmen, Alexander Metzner, Ingo Stierand, E. Thaden\",\"doi\":\"10.1109/SIES.2011.5953658\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We address the complete design flow from specification models of new automotive functions captured in Matlab-Simulink to their distributed execution on hierarchical bus-based electronic architectures hosting the release of already deployed automotive functions. We propose an automated design space exploration process resulting in a cost-optimized extension of the existing target hardware and an allocation of balanced task structures automatically derived from the specification model on this modified target hardware which is sufficient to guarantee both system-level timing requirements and deadlines extracted from the Matlab-Simulink specification model.\",\"PeriodicalId\":391594,\"journal\":{\"name\":\"2011 6th IEEE International Symposium on Industrial and Embedded Systems\",\"volume\":\"96 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 6th IEEE International Symposium on Industrial and Embedded Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SIES.2011.5953658\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 6th IEEE International Symposium on Industrial and Embedded Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIES.2011.5953658","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Automating the design flow for distributed embedded automotive applications: Keeping your time promises, and optimizing costs, too
We address the complete design flow from specification models of new automotive functions captured in Matlab-Simulink to their distributed execution on hierarchical bus-based electronic architectures hosting the release of already deployed automotive functions. We propose an automated design space exploration process resulting in a cost-optimized extension of the existing target hardware and an allocation of balanced task structures automatically derived from the specification model on this modified target hardware which is sufficient to guarantee both system-level timing requirements and deadlines extracted from the Matlab-Simulink specification model.