Kyu-hyun Nam, Won-jae Jung, N. Hong, Jin-sup Kim, Jun-Seok Park
{"title":"用于车载无线通信系统的5.9 GHz DSRC发射机IC","authors":"Kyu-hyun Nam, Won-jae Jung, N. Hong, Jin-sup Kim, Jun-Seok Park","doi":"10.23919/ELINFOCOM.2018.8330710","DOIUrl":null,"url":null,"abstract":"This paper present a 5.9 GHz dedicated short range communication (DSRC) transmitter for wireless vehicular communication that satisfies specification of IEEE 802.11p standard mask c. The proposed transmitter consists of programmable gain amplifier (PGA), up-conversion mixer, drive amplifier, and synthesizer. Passive mixer, push-pull local oscillator (LO) buffer, and intermodulation distortion (IMD) canceller are applied to achieve high linearity and low power consumption. The transmitter is designed and fabricated on CMOS 0.18 μm process. The total power consumption is 63 mA at 1.8 V. A phase noise of synthesizer is −109.4 dBc/Hz at 1MHz offset. The transmitter total noise figure (NF) and adjacent channel leakage ratio (ACLR) are 14.2 dB and − 53.6 dBc, respectively.","PeriodicalId":413646,"journal":{"name":"2018 International Conference on Electronics, Information, and Communication (ICEIC)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 5.9 GHz DSRC transmitter IC for vehicle wireless communication system\",\"authors\":\"Kyu-hyun Nam, Won-jae Jung, N. Hong, Jin-sup Kim, Jun-Seok Park\",\"doi\":\"10.23919/ELINFOCOM.2018.8330710\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper present a 5.9 GHz dedicated short range communication (DSRC) transmitter for wireless vehicular communication that satisfies specification of IEEE 802.11p standard mask c. The proposed transmitter consists of programmable gain amplifier (PGA), up-conversion mixer, drive amplifier, and synthesizer. Passive mixer, push-pull local oscillator (LO) buffer, and intermodulation distortion (IMD) canceller are applied to achieve high linearity and low power consumption. The transmitter is designed and fabricated on CMOS 0.18 μm process. The total power consumption is 63 mA at 1.8 V. A phase noise of synthesizer is −109.4 dBc/Hz at 1MHz offset. The transmitter total noise figure (NF) and adjacent channel leakage ratio (ACLR) are 14.2 dB and − 53.6 dBc, respectively.\",\"PeriodicalId\":413646,\"journal\":{\"name\":\"2018 International Conference on Electronics, Information, and Communication (ICEIC)\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Electronics, Information, and Communication (ICEIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/ELINFOCOM.2018.8330710\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Electronics, Information, and Communication (ICEIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ELINFOCOM.2018.8330710","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 5.9 GHz DSRC transmitter IC for vehicle wireless communication system
This paper present a 5.9 GHz dedicated short range communication (DSRC) transmitter for wireless vehicular communication that satisfies specification of IEEE 802.11p standard mask c. The proposed transmitter consists of programmable gain amplifier (PGA), up-conversion mixer, drive amplifier, and synthesizer. Passive mixer, push-pull local oscillator (LO) buffer, and intermodulation distortion (IMD) canceller are applied to achieve high linearity and low power consumption. The transmitter is designed and fabricated on CMOS 0.18 μm process. The total power consumption is 63 mA at 1.8 V. A phase noise of synthesizer is −109.4 dBc/Hz at 1MHz offset. The transmitter total noise figure (NF) and adjacent channel leakage ratio (ACLR) are 14.2 dB and − 53.6 dBc, respectively.