A 1ns约瑟夫逊16b ALU

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1987.1157153

S. Kotani, N. Fujimaki, T. Imamura, S. Hasuo

{"title":"A 1ns约瑟夫逊16b ALU","authors":"S. Kotani, N. Fujimaki, T. Imamura, S. Hasuo","doi":"10.1109/ISSCC.1987.1157153","DOIUrl":null,"url":null,"abstract":"A Josephson ALU consisting of 900 variable threshold logic gates will be disclosed. The critical path delay which measures 1.05ns has been obtained at a power consumption of 7 5mW. The average gate delay on the 1.5×8.8mm ALU is estimated to be 11.5ps.","PeriodicalId":102932,"journal":{"name":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A 1ns Josephson 16b ALU\",\"authors\":\"S. Kotani, N. Fujimaki, T. Imamura, S. Hasuo\",\"doi\":\"10.1109/ISSCC.1987.1157153\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A Josephson ALU consisting of 900 variable threshold logic gates will be disclosed. The critical path delay which measures 1.05ns has been obtained at a power consumption of 7 5mW. The average gate delay on the 1.5×8.8mm ALU is estimated to be 11.5ps.\",\"PeriodicalId\":102932,\"journal\":{\"name\":\"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1987.1157153\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1987.1157153","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 7

摘要

公开了一种由900个可变阈值逻辑门组成的约瑟夫森ALU。在功耗为75mw的情况下，获得了1.05ns的关键路径延迟。1.5×8.8mm ALU上的平均门延迟估计为11.5ps。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 1ns Josephson 16b ALU

A Josephson ALU consisting of 900 variable threshold logic gates will be disclosed. The critical path delay which measures 1.05ns has been obtained at a power consumption of 7 5mW. The average gate delay on the 1.5×8.8mm ALU is estimated to be 11.5ps.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量