Kyung-Hoon Chung, Suk-kang Sung, J. Lee, Byung-Gook Park
{"title":"基于侧壁图案技术的超精细多线图案","authors":"Kyung-Hoon Chung, Suk-kang Sung, J. Lee, Byung-Gook Park","doi":"10.1109/IMNC.2001.984152","DOIUrl":null,"url":null,"abstract":"A patterning technique to define nanoscale multiple lines is developed and optimized using sidewall structure. In this experiment, sidewall multi-line patterning technique makes it possible to realize about 50nm poly-Si lines which have 70nm as the narrowest space. This technique is a proximity effect free fabrication process, so it is expected that the sidewall multi-line patterning technique can be applied to fabricate single electron devices, quantum devices, and other nanoscale devices.","PeriodicalId":202620,"journal":{"name":"Digest of Papers. Microprocesses and Nanotechnology 2001. 2001 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.01EX468)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Ultra fine multi-line patterning based on sidewall patterning technique\",\"authors\":\"Kyung-Hoon Chung, Suk-kang Sung, J. Lee, Byung-Gook Park\",\"doi\":\"10.1109/IMNC.2001.984152\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A patterning technique to define nanoscale multiple lines is developed and optimized using sidewall structure. In this experiment, sidewall multi-line patterning technique makes it possible to realize about 50nm poly-Si lines which have 70nm as the narrowest space. This technique is a proximity effect free fabrication process, so it is expected that the sidewall multi-line patterning technique can be applied to fabricate single electron devices, quantum devices, and other nanoscale devices.\",\"PeriodicalId\":202620,\"journal\":{\"name\":\"Digest of Papers. Microprocesses and Nanotechnology 2001. 2001 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.01EX468)\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-10-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Papers. Microprocesses and Nanotechnology 2001. 2001 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.01EX468)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMNC.2001.984152\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Papers. Microprocesses and Nanotechnology 2001. 2001 International Microprocesses and Nanotechnology Conference (IEEE Cat. No.01EX468)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMNC.2001.984152","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Ultra fine multi-line patterning based on sidewall patterning technique
A patterning technique to define nanoscale multiple lines is developed and optimized using sidewall structure. In this experiment, sidewall multi-line patterning technique makes it possible to realize about 50nm poly-Si lines which have 70nm as the narrowest space. This technique is a proximity effect free fabrication process, so it is expected that the sidewall multi-line patterning technique can be applied to fabricate single electron devices, quantum devices, and other nanoscale devices.