向后兼容MIL-STD-1553B模拟收发器升级为100 mb /s数据速率

P. Pendyala, V. Pasupureddi
{"title":"向后兼容MIL-STD-1553B模拟收发器升级为100 mb /s数据速率","authors":"P. Pendyala, V. Pasupureddi","doi":"10.1109/ISVDAT.2016.8064845","DOIUrl":null,"url":null,"abstract":"MIL-STD-1553B data buses are in use in almost all aircrafts and many ground-based military vehicles. But, present day aircraft equipments have much higher bandwidth requirements compared to what is offered by 1-Mb/s legacy 1553 system hardware. A complete rewiring would result in the aircrafts being non operational for a long time, in addition to its high cost of implementation. Instead, only the obsolete MIL-STD-1553 system-on-chip integrated circuits can be substituted to extend their functionality to higher data rates. In this work, we describe the operating principle and implementation of a low power transceiver upgrade which effectively equalizes a 1553 channel across the whole 100-MHz spectrum. Implemented in 0.18μm, this transceiver upgrade circuit achieves a BER of < 10−16 over a 300-ft 1553 bus while receiving 100-Mb/s data, with a total power consumption of 31.7 mW from a 3.3-V supply.","PeriodicalId":301815,"journal":{"name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","volume":"2 8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Backward compatible MIL-STD-1553B analog transceiver upgrade for 100-Mb/s data rate\",\"authors\":\"P. Pendyala, V. Pasupureddi\",\"doi\":\"10.1109/ISVDAT.2016.8064845\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"MIL-STD-1553B data buses are in use in almost all aircrafts and many ground-based military vehicles. But, present day aircraft equipments have much higher bandwidth requirements compared to what is offered by 1-Mb/s legacy 1553 system hardware. A complete rewiring would result in the aircrafts being non operational for a long time, in addition to its high cost of implementation. Instead, only the obsolete MIL-STD-1553 system-on-chip integrated circuits can be substituted to extend their functionality to higher data rates. In this work, we describe the operating principle and implementation of a low power transceiver upgrade which effectively equalizes a 1553 channel across the whole 100-MHz spectrum. Implemented in 0.18μm, this transceiver upgrade circuit achieves a BER of < 10−16 over a 300-ft 1553 bus while receiving 100-Mb/s data, with a total power consumption of 31.7 mW from a 3.3-V supply.\",\"PeriodicalId\":301815,\"journal\":{\"name\":\"2016 20th International Symposium on VLSI Design and Test (VDAT)\",\"volume\":\"2 8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 20th International Symposium on VLSI Design and Test (VDAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVDAT.2016.8064845\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 20th International Symposium on VLSI Design and Test (VDAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVDAT.2016.8064845","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

MIL-STD-1553B数据总线几乎在所有飞机和许多地面军用车辆中使用。但是,与1m /s的传统1553系统硬件相比,目前的飞机设备具有更高的带宽要求。完全重新布线将导致飞机在很长一段时间内无法使用,而且实施成本也很高。相反,只有过时的MIL-STD-1553片上系统集成电路可以替代,以扩展其功能到更高的数据速率。在这项工作中,我们描述了一种低功耗收发器升级的工作原理和实现,该升级有效地均衡了整个100 mhz频谱上的1553信道。该收发器升级电路实现在0.18μm中,在300英尺1553总线上实现了< 10−16的误码率,同时接收100 mb /s的数据,在3.3 v电源下的总功耗为31.7 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Backward compatible MIL-STD-1553B analog transceiver upgrade for 100-Mb/s data rate
MIL-STD-1553B data buses are in use in almost all aircrafts and many ground-based military vehicles. But, present day aircraft equipments have much higher bandwidth requirements compared to what is offered by 1-Mb/s legacy 1553 system hardware. A complete rewiring would result in the aircrafts being non operational for a long time, in addition to its high cost of implementation. Instead, only the obsolete MIL-STD-1553 system-on-chip integrated circuits can be substituted to extend their functionality to higher data rates. In this work, we describe the operating principle and implementation of a low power transceiver upgrade which effectively equalizes a 1553 channel across the whole 100-MHz spectrum. Implemented in 0.18μm, this transceiver upgrade circuit achieves a BER of < 10−16 over a 300-ft 1553 bus while receiving 100-Mb/s data, with a total power consumption of 31.7 mW from a 3.3-V supply.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信