基于虚拟单元多重平均方案的128Mb浮体内存(FBRAM)

T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, S. Fujii
{"title":"基于虚拟单元多重平均方案的128Mb浮体内存(FBRAM)","authors":"T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, S. Fujii","doi":"10.1109/VLSIC.2006.1705369","DOIUrl":null,"url":null,"abstract":"A 128Mbit FBRAM using the floating body cell (FBC) the size of 0.17mum<sup>2</sup> (6.24F<sup>2</sup> with F=0.165mum) was successfully fabricated and a high bit yield (~99.999%) was obtained","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":"129 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell\",\"authors\":\"T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, S. Fujii\",\"doi\":\"10.1109/VLSIC.2006.1705369\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 128Mbit FBRAM using the floating body cell (FBC) the size of 0.17mum<sup>2</sup> (6.24F<sup>2</sup> with F=0.165mum) was successfully fabricated and a high bit yield (~99.999%) was obtained\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\"129 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705369\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705369","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

采用尺寸为0.17mum2 (6.24F2, F=0.165mum)的浮体电池(FBC)成功制备了128Mbit的FBRAM,获得了较高的位元率(~99.999%)
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell
A 128Mbit FBRAM using the floating body cell (FBC) the size of 0.17mum2 (6.24F2 with F=0.165mum) was successfully fabricated and a high bit yield (~99.999%) was obtained
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信