T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, S. Fujii
{"title":"基于虚拟单元多重平均方案的128Mb浮体内存(FBRAM)","authors":"T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, S. Fujii","doi":"10.1109/VLSIC.2006.1705369","DOIUrl":null,"url":null,"abstract":"A 128Mbit FBRAM using the floating body cell (FBC) the size of 0.17mum<sup>2</sup> (6.24F<sup>2</sup> with F=0.165mum) was successfully fabricated and a high bit yield (~99.999%) was obtained","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":"129 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell\",\"authors\":\"T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, S. Fujii\",\"doi\":\"10.1109/VLSIC.2006.1705369\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 128Mbit FBRAM using the floating body cell (FBC) the size of 0.17mum<sup>2</sup> (6.24F<sup>2</sup> with F=0.165mum) was successfully fabricated and a high bit yield (~99.999%) was obtained\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\"129 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705369\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705369","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell
A 128Mbit FBRAM using the floating body cell (FBC) the size of 0.17mum2 (6.24F2 with F=0.165mum) was successfully fabricated and a high bit yield (~99.999%) was obtained