C. Kelma, S. Darfeuille, A. Neuburger, Andreas Lobnig
{"title":"基于CMOS技术的射频收发器接收部分的测试策略","authors":"C. Kelma, S. Darfeuille, A. Neuburger, Andreas Lobnig","doi":"10.1109/ETS.2013.6569387","DOIUrl":null,"url":null,"abstract":"This paper focuses on the RF BIST architecture of the receive path of an RF transceiver processed in the NXP in house CMOS technology with 0.14μm gate length.","PeriodicalId":118063,"journal":{"name":"2013 18th IEEE European Test Symposium (ETS)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"RF BIST and test strategy for the receive part of an RF transceiver in CMOS technology\",\"authors\":\"C. Kelma, S. Darfeuille, A. Neuburger, Andreas Lobnig\",\"doi\":\"10.1109/ETS.2013.6569387\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper focuses on the RF BIST architecture of the receive path of an RF transceiver processed in the NXP in house CMOS technology with 0.14μm gate length.\",\"PeriodicalId\":118063,\"journal\":{\"name\":\"2013 18th IEEE European Test Symposium (ETS)\",\"volume\":\"81 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-05-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 18th IEEE European Test Symposium (ETS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ETS.2013.6569387\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 18th IEEE European Test Symposium (ETS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ETS.2013.6569387","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
RF BIST and test strategy for the receive part of an RF transceiver in CMOS technology
This paper focuses on the RF BIST architecture of the receive path of an RF transceiver processed in the NXP in house CMOS technology with 0.14μm gate length.