B. Chang, J. Chang, A. Agarwal, M. Ameen, R. Reece, H. Chen, D. Chien, C. Tsai, M. Tsai, C. Weng, D. Wu, C. Yang
{"title":"用于0.13 μ m逻辑器件浅层扩展的砷二聚体植入物","authors":"B. Chang, J. Chang, A. Agarwal, M. Ameen, R. Reece, H. Chen, D. Chien, C. Tsai, M. Tsai, C. Weng, D. Wu, C. Yang","doi":"10.1109/IIT.2002.1257951","DOIUrl":null,"url":null,"abstract":"Arsenic dimer, As2+, implants have been used for the formation of ultra-shallow source drain extensions for NMOS transistors in a 0.13 μm, 1.5 V CMOS logic process. A comparison of all electrical parameters including drive currents, sheet resistance, junction breakdown voltages and gate to drain capacitance indicate equivalent process performance for monomer and dimer implants. Arsenic dimer and monomer implants were also compared using bare silicon control wafers in both drift and decel mode. The dimer implants were found to be energy contamination free. The use of dimer implants resulted in machine throughput improvement of 4× without any adverse impact on the implanter performance in terms of ion source lifetime, particles, or implant uniformity.","PeriodicalId":305062,"journal":{"name":"Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on","volume":"142 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Arsenic dimer implants for shallow extension in 0.13μm logic devices\",\"authors\":\"B. Chang, J. Chang, A. Agarwal, M. Ameen, R. Reece, H. Chen, D. Chien, C. Tsai, M. Tsai, C. Weng, D. Wu, C. Yang\",\"doi\":\"10.1109/IIT.2002.1257951\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Arsenic dimer, As2+, implants have been used for the formation of ultra-shallow source drain extensions for NMOS transistors in a 0.13 μm, 1.5 V CMOS logic process. A comparison of all electrical parameters including drive currents, sheet resistance, junction breakdown voltages and gate to drain capacitance indicate equivalent process performance for monomer and dimer implants. Arsenic dimer and monomer implants were also compared using bare silicon control wafers in both drift and decel mode. The dimer implants were found to be energy contamination free. The use of dimer implants resulted in machine throughput improvement of 4× without any adverse impact on the implanter performance in terms of ion source lifetime, particles, or implant uniformity.\",\"PeriodicalId\":305062,\"journal\":{\"name\":\"Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on\",\"volume\":\"142 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IIT.2002.1257951\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IIT.2002.1257951","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
摘要
砷二聚体As2+在0.13 μm、1.5 V CMOS逻辑工艺中用于形成NMOS晶体管的超浅源漏极延伸。所有电气参数的比较,包括驱动电流、片电阻、结击穿电压和栅极漏极电容,表明了单体和二聚体植入物的等效工艺性能。砷二聚体和砷单体在裸硅控制晶片上的漂移和衰减模式也进行了比较。二聚体植入物被发现无能量污染。二聚体植入物的使用使机器吞吐量提高了4倍,而在离子源寿命、颗粒或植入物均匀性方面对植入物性能没有任何不利影响。
Arsenic dimer implants for shallow extension in 0.13μm logic devices
Arsenic dimer, As2+, implants have been used for the formation of ultra-shallow source drain extensions for NMOS transistors in a 0.13 μm, 1.5 V CMOS logic process. A comparison of all electrical parameters including drive currents, sheet resistance, junction breakdown voltages and gate to drain capacitance indicate equivalent process performance for monomer and dimer implants. Arsenic dimer and monomer implants were also compared using bare silicon control wafers in both drift and decel mode. The dimer implants were found to be energy contamination free. The use of dimer implants resulted in machine throughput improvement of 4× without any adverse impact on the implanter performance in terms of ion source lifetime, particles, or implant uniformity.