使用可测试的芯片载体进行mcm的低成本测试

K. Sasidhar, A. Chatterjee, M. Tswaminathan
{"title":"使用可测试的芯片载体进行mcm的低成本测试","authors":"K. Sasidhar, A. Chatterjee, M. Tswaminathan","doi":"10.1109/MCMC.1997.569359","DOIUrl":null,"url":null,"abstract":"This paper addresses the issue of low cost testing of Multi Chip Modules (MCMs). The test cost of MCMs can be as much as 40 percent of the total cost of MCMs. Towards reducing the related assembly and test costs, we propose to use Testable Die Carriers (TDCs) to provide a unique solution for adding testability features to MCMs. Each TDC is a silicon logic device, containing embedded circuitry, which supports a single bare die. This eliminates the need for building expensive MCM testers as well as allows the use of a structured test methodology. The carrier contains Built In Self Test (BIST) and Boundary Scan (BS) architectures to test the die. Test algorithms are incorporated in the die carrier for enabling efficient interconnect and functional test of the die and the MCM.","PeriodicalId":412444,"journal":{"name":"Proceedings 1997 IEEE Multi-Chip Module Conference","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-02-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Low cost test of MCMs using testable die carriers\",\"authors\":\"K. Sasidhar, A. Chatterjee, M. Tswaminathan\",\"doi\":\"10.1109/MCMC.1997.569359\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper addresses the issue of low cost testing of Multi Chip Modules (MCMs). The test cost of MCMs can be as much as 40 percent of the total cost of MCMs. Towards reducing the related assembly and test costs, we propose to use Testable Die Carriers (TDCs) to provide a unique solution for adding testability features to MCMs. Each TDC is a silicon logic device, containing embedded circuitry, which supports a single bare die. This eliminates the need for building expensive MCM testers as well as allows the use of a structured test methodology. The carrier contains Built In Self Test (BIST) and Boundary Scan (BS) architectures to test the die. Test algorithms are incorporated in the die carrier for enabling efficient interconnect and functional test of the die and the MCM.\",\"PeriodicalId\":412444,\"journal\":{\"name\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-02-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 1997 IEEE Multi-Chip Module Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCMC.1997.569359\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 1997 IEEE Multi-Chip Module Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCMC.1997.569359","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文讨论了多芯片模块(mcm)的低成本测试问题。mcm的测试成本可能高达mcm总成本的40%。为了降低相关的组装和测试成本,我们建议使用可测试模具载体(tdc)为mcm增加可测试性功能提供独特的解决方案。每个TDC是一个硅逻辑器件,包含嵌入式电路,支持单个裸晶片。这消除了构建昂贵的MCM测试器的需要,并允许使用结构化的测试方法。载体包含内置自检(BIST)和边界扫描(BS)架构来测试模具。测试算法被纳入到模具载体中,以实现模具和MCM的有效互连和功能测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low cost test of MCMs using testable die carriers
This paper addresses the issue of low cost testing of Multi Chip Modules (MCMs). The test cost of MCMs can be as much as 40 percent of the total cost of MCMs. Towards reducing the related assembly and test costs, we propose to use Testable Die Carriers (TDCs) to provide a unique solution for adding testability features to MCMs. Each TDC is a silicon logic device, containing embedded circuitry, which supports a single bare die. This eliminates the need for building expensive MCM testers as well as allows the use of a structured test methodology. The carrier contains Built In Self Test (BIST) and Boundary Scan (BS) architectures to test the die. Test algorithms are incorporated in the die carrier for enabling efficient interconnect and functional test of the die and the MCM.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信