R. Portune, I. Kapilevich, H. Deslandes, R. Nicholson, L. Forli, M. Thétiot, S. Posson, B. Picart
{"title":"增强晶圆分析使用测试,发射和软件网络跟踪的组合","authors":"R. Portune, I. Kapilevich, H. Deslandes, R. Nicholson, L. Forli, M. Thétiot, S. Posson, B. Picart","doi":"10.1109/IPFA.2009.5232600","DOIUrl":null,"url":null,"abstract":"We describe a wafer analysis methodology which uses test data, emission data and CAD data to accurately predict the location and type of defect. The methodology described enabled us to know the location with metal layer information and type of defect before performing destructive physical analysis.","PeriodicalId":210619,"journal":{"name":"2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-07-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Enhanced wafer analysis using a combination of test, emission and software net tracing\",\"authors\":\"R. Portune, I. Kapilevich, H. Deslandes, R. Nicholson, L. Forli, M. Thétiot, S. Posson, B. Picart\",\"doi\":\"10.1109/IPFA.2009.5232600\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We describe a wafer analysis methodology which uses test data, emission data and CAD data to accurately predict the location and type of defect. The methodology described enabled us to know the location with metal layer information and type of defect before performing destructive physical analysis.\",\"PeriodicalId\":210619,\"journal\":{\"name\":\"2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-07-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.2009.5232600\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2009.5232600","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Enhanced wafer analysis using a combination of test, emission and software net tracing
We describe a wafer analysis methodology which uses test data, emission data and CAD data to accurately predict the location and type of defect. The methodology described enabled us to know the location with metal layer information and type of defect before performing destructive physical analysis.