Peiyi Zhao, Zisong Wang, Congyi Zhu, Tom Springer, Jacob Anabi, Yinshui Xia, Lingli Wang
{"title":"超低电压低功耗自适应静态脉冲锁存器","authors":"Peiyi Zhao, Zisong Wang, Congyi Zhu, Tom Springer, Jacob Anabi, Yinshui Xia, Lingli Wang","doi":"10.1109/ASICON52560.2021.9620378","DOIUrl":null,"url":null,"abstract":"Flip flops/Pulsed latches are one of the main contributors of dynamic power consumption in processors. In this paper, a novel Ultra-low-voltage Low-power Self-adaptive Static Pulsed Latch, SSPL, is proposed. In terms of power consumption, SSPL outperforms prior state-of-the-art pulsed latch up to 60.1% at 10% data switching activity using 1V in a 45nm technology.","PeriodicalId":233584,"journal":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Ultra-low-voltage Low-power Self-adaptive Static Pulsed Latch\",\"authors\":\"Peiyi Zhao, Zisong Wang, Congyi Zhu, Tom Springer, Jacob Anabi, Yinshui Xia, Lingli Wang\",\"doi\":\"10.1109/ASICON52560.2021.9620378\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Flip flops/Pulsed latches are one of the main contributors of dynamic power consumption in processors. In this paper, a novel Ultra-low-voltage Low-power Self-adaptive Static Pulsed Latch, SSPL, is proposed. In terms of power consumption, SSPL outperforms prior state-of-the-art pulsed latch up to 60.1% at 10% data switching activity using 1V in a 45nm technology.\",\"PeriodicalId\":233584,\"journal\":{\"name\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"volume\":\"44 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON52560.2021.9620378\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 14th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON52560.2021.9620378","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Flip flops/Pulsed latches are one of the main contributors of dynamic power consumption in processors. In this paper, a novel Ultra-low-voltage Low-power Self-adaptive Static Pulsed Latch, SSPL, is proposed. In terms of power consumption, SSPL outperforms prior state-of-the-art pulsed latch up to 60.1% at 10% data switching activity using 1V in a 45nm technology.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
