支持并行总线接口和总线管理的VLSI芯片

Proceedings. VLSI and Computer Peripherals. COMPEURO 89 Pub Date : 1989-05-08 DOI:10.1109/CMPEUR.1989.93450

J. Zahn

{"title":"支持并行总线接口和总线管理的VLSI芯片","authors":"J. Zahn","doi":"10.1109/CMPEUR.1989.93450","DOIUrl":null,"url":null,"abstract":"Several parallel-backplane buses have been standardized in the last years, each having a different bus structure. A number of VLSI interface chips are now available, especially for the widespread VME bus, each representing different levels and types of functionality. The author presents an overview of their features.<<ETX>>","PeriodicalId":304457,"journal":{"name":"Proceedings. VLSI and Computer Peripherals. COMPEURO 89","volume":"162 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"VLSI chips supporting parallel bus interfacing and bus management\",\"authors\":\"J. Zahn\",\"doi\":\"10.1109/CMPEUR.1989.93450\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Several parallel-backplane buses have been standardized in the last years, each having a different bus structure. A number of VLSI interface chips are now available, especially for the widespread VME bus, each representing different levels and types of functionality. The author presents an overview of their features.<<ETX>>\",\"PeriodicalId\":304457,\"journal\":{\"name\":\"Proceedings. VLSI and Computer Peripherals. COMPEURO 89\",\"volume\":\"162 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. VLSI and Computer Peripherals. COMPEURO 89\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CMPEUR.1989.93450\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. VLSI and Computer Peripherals. COMPEURO 89","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CMPEUR.1989.93450","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

在过去的几年中，一些并行背板总线已经标准化，每个总线都有不同的总线结构。现在有许多VLSI接口芯片，特别是用于广泛使用的VME总线，每个芯片都代表不同的级别和类型的功能。作者概述了它们的特点。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

VLSI chips supporting parallel bus interfacing and bus management

Several parallel-backplane buses have been standardized in the last years, each having a different bus structure. A number of VLSI interface chips are now available, especially for the widespread VME bus, each representing different levels and types of functionality. The author presents an overview of their features.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings. VLSI and Computer Peripherals. COMPEURO 89

自引率

0.00%

发文量