超低功耗应用的sub-1V 115nA 0.35µm CMOS基准电压

Haifeng Ma, F. Zhou
{"title":"超低功耗应用的sub-1V 115nA 0.35µm CMOS基准电压","authors":"Haifeng Ma, F. Zhou","doi":"10.1109/ASICON.2009.5351397","DOIUrl":null,"url":null,"abstract":"A voltage reference circuit capable of sub-1V operation and with ultra-low power consumption is introduced in this paper. In the proposed circuit, proportional-to-absolute-temperature voltage is generated by using the series-connection of two NMOS devices working in sub-threshold region and the gate-to-source voltage of another NMOS device is adopted to realize the complementary-to-absolute-temperature voltage. Moreover, the temperature compensation is performed by using a switch-capacitor circuit. The proposed circuit is implemented in Chartered 0.35µm CMOS technology and occupies an active chip area of 0.021mm2. Post-layout simulation results show that it can operate with a supply voltage down to 0.9V while consuming 115nA ground current. With 1V power supply, the output voltage is 142.8mV at 25 °C and the temperature coefficient is 25.5ppm/°C1.","PeriodicalId":446584,"journal":{"name":"2009 IEEE 8th International Conference on ASIC","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"A sub-1V 115nA 0.35µm CMOS voltage reference for ultra low-power applications\",\"authors\":\"Haifeng Ma, F. Zhou\",\"doi\":\"10.1109/ASICON.2009.5351397\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A voltage reference circuit capable of sub-1V operation and with ultra-low power consumption is introduced in this paper. In the proposed circuit, proportional-to-absolute-temperature voltage is generated by using the series-connection of two NMOS devices working in sub-threshold region and the gate-to-source voltage of another NMOS device is adopted to realize the complementary-to-absolute-temperature voltage. Moreover, the temperature compensation is performed by using a switch-capacitor circuit. The proposed circuit is implemented in Chartered 0.35µm CMOS technology and occupies an active chip area of 0.021mm2. Post-layout simulation results show that it can operate with a supply voltage down to 0.9V while consuming 115nA ground current. With 1V power supply, the output voltage is 142.8mV at 25 °C and the temperature coefficient is 25.5ppm/°C1.\",\"PeriodicalId\":446584,\"journal\":{\"name\":\"2009 IEEE 8th International Conference on ASIC\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE 8th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON.2009.5351397\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE 8th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON.2009.5351397","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

介绍了一种工作电压低于1v、超低功耗的基准电压电路。在该电路中,工作在亚阈值区域的两个NMOS器件串联产生比例-绝对温度电压,并采用另一个NMOS器件的栅源电压来实现互补-绝对温度电压。此外,温度补偿是通过使用开关电容电路来实现的。该电路采用特许0.35µm CMOS技术实现,占据0.021mm2的有源芯片面积。布局后仿真结果表明,该电路可以在低至0.9V的电源电压下工作,而地电流消耗为115nA。电源为1V, 25℃时输出电压为142.8mV,温度系数为25.5ppm/°C1。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A sub-1V 115nA 0.35µm CMOS voltage reference for ultra low-power applications
A voltage reference circuit capable of sub-1V operation and with ultra-low power consumption is introduced in this paper. In the proposed circuit, proportional-to-absolute-temperature voltage is generated by using the series-connection of two NMOS devices working in sub-threshold region and the gate-to-source voltage of another NMOS device is adopted to realize the complementary-to-absolute-temperature voltage. Moreover, the temperature compensation is performed by using a switch-capacitor circuit. The proposed circuit is implemented in Chartered 0.35µm CMOS technology and occupies an active chip area of 0.021mm2. Post-layout simulation results show that it can operate with a supply voltage down to 0.9V while consuming 115nA ground current. With 1V power supply, the output voltage is 142.8mV at 25 °C and the temperature coefficient is 25.5ppm/°C1.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信