Z. Berndlmaier, J. Winslow, R. Desineni, A. Blauberg, B. Chu
{"title":"大帕累托:在量产半导体制造技术中识别和量化产量诋毁者的方法","authors":"Z. Berndlmaier, J. Winslow, R. Desineni, A. Blauberg, B. Chu","doi":"10.1109/ASMC.2006.1638792","DOIUrl":null,"url":null,"abstract":"A method of communicating a unified pareto, we call \"Grand Pareto\", for technology-wide defects that limit the profitability of a fabrication facility is presented. The Grand Pareto leverages multiple defect detection and isolation techniques in conjunction with state-of-the-art physical failure analysis to create a single message for the process community to drive the yield improvement efforts. The methodology has been successfully deployed at IBM where it has been assisting in identifying key yield detractors for several high-end microprocessors in volume production","PeriodicalId":407645,"journal":{"name":"The 17th Annual SEMI/IEEE ASMC 2006 Conference","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"The Grand Pareto: A Methodology for Identifying and Quantifying Yield Detractors in a Technology for Volume Semiconductor Manufacturing\",\"authors\":\"Z. Berndlmaier, J. Winslow, R. Desineni, A. Blauberg, B. Chu\",\"doi\":\"10.1109/ASMC.2006.1638792\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A method of communicating a unified pareto, we call \\\"Grand Pareto\\\", for technology-wide defects that limit the profitability of a fabrication facility is presented. The Grand Pareto leverages multiple defect detection and isolation techniques in conjunction with state-of-the-art physical failure analysis to create a single message for the process community to drive the yield improvement efforts. The methodology has been successfully deployed at IBM where it has been assisting in identifying key yield detractors for several high-end microprocessors in volume production\",\"PeriodicalId\":407645,\"journal\":{\"name\":\"The 17th Annual SEMI/IEEE ASMC 2006 Conference\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-05-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 17th Annual SEMI/IEEE ASMC 2006 Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASMC.2006.1638792\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 17th Annual SEMI/IEEE ASMC 2006 Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2006.1638792","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The Grand Pareto: A Methodology for Identifying and Quantifying Yield Detractors in a Technology for Volume Semiconductor Manufacturing
A method of communicating a unified pareto, we call "Grand Pareto", for technology-wide defects that limit the profitability of a fabrication facility is presented. The Grand Pareto leverages multiple defect detection and isolation techniques in conjunction with state-of-the-art physical failure analysis to create a single message for the process community to drive the yield improvement efforts. The methodology has been successfully deployed at IBM where it has been assisting in identifying key yield detractors for several high-end microprocessors in volume production
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
