采用LSCFL的2gb /s吞吐量GaAs数字时间开关LSI

Microwave and Millimeter-Wave Monolithic Circuits Pub Date : 1900-01-01 DOI:10.1109/MCS.1985.1113649

T. Takada, Y. Shimazu, K. Yamasaki, M. Togashi, K. Hoshikawa, M. Idda

{"title":"采用LSCFL的2gb /s吞吐量GaAs数字时间开关LSI","authors":"T. Takada, Y. Shimazu, K. Yamasaki, M. Togashi, K. Hoshikawa, M. Idda","doi":"10.1109/MCS.1985.1113649","DOIUrl":null,"url":null,"abstract":"A GaAs four channel digital time switch having a 2.0 Gb/s throughput is developed. Low Power Source Coupled FET Logic (LSCFL) and 0.55 µm gate length buried p-layer SAINT-FETs are applied. The switch includes 1176 devices (FETs, diodes, and resistors). The 75 % fabrication yield is attained using dislocation free wafers.","PeriodicalId":231710,"journal":{"name":"Microwave and Millimeter-Wave Monolithic Circuits","volume":"45 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 2 Gb/s Throughput GaAs Digital Time Switch LSI Using LSCFL\",\"authors\":\"T. Takada, Y. Shimazu, K. Yamasaki, M. Togashi, K. Hoshikawa, M. Idda\",\"doi\":\"10.1109/MCS.1985.1113649\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A GaAs four channel digital time switch having a 2.0 Gb/s throughput is developed. Low Power Source Coupled FET Logic (LSCFL) and 0.55 µm gate length buried p-layer SAINT-FETs are applied. The switch includes 1176 devices (FETs, diodes, and resistors). The 75 % fabrication yield is attained using dislocation free wafers.\",\"PeriodicalId\":231710,\"journal\":{\"name\":\"Microwave and Millimeter-Wave Monolithic Circuits\",\"volume\":\"45 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Microwave and Millimeter-Wave Monolithic Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCS.1985.1113649\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microwave and Millimeter-Wave Monolithic Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCS.1985.1113649","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

研制了一种吞吐量为2.0 Gb/s的GaAs四通道数字时间开关。采用低功率源耦合场效应管逻辑(LSCFL)和0.55µm栅长埋p层saint -FET。该开关包括1176个器件(场效应管、二极管和电阻)。采用无位错晶圆可获得75%的成品率。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 2 Gb/s Throughput GaAs Digital Time Switch LSI Using LSCFL

A GaAs four channel digital time switch having a 2.0 Gb/s throughput is developed. Low Power Source Coupled FET Logic (LSCFL) and 0.55 µm gate length buried p-layer SAINT-FETs are applied. The switch includes 1176 devices (FETs, diodes, and resistors). The 75 % fabrication yield is attained using dislocation free wafers.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Microwave and Millimeter-Wave Monolithic Circuits

自引率

0.00%

发文量