Y. Tsukamoto, M. Yabuuchi, H. Fujiwara, K. Nii, C. Shin, T. Liu
{"title":"用于单端口SRAM的准平面三栅极(QPT)体CMOS技术","authors":"Y. Tsukamoto, M. Yabuuchi, H. Fujiwara, K. Nii, C. Shin, T. Liu","doi":"10.1109/ISQED.2012.6187505","DOIUrl":null,"url":null,"abstract":"Quasi-Planar Tri-gate (QPT) Bulk MOSFETs are fabricated simply by slightly recessing the shallow trench isolation (STI) oxide prior to gate-stack formation. In this cost-effective manner, 7% higher performance with lower leakage current in QPT bulk devices (vs. planar bulk devices) is achieved. QPT-based single-port SRAM characteristics can be improved by employing circuit design techniques (i.e., read- and write-assist circuitry) to compensate for unequal improvements in n-channel vs. p-channel QPT devices, to improve cell yield.","PeriodicalId":205874,"journal":{"name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Quasi-Planar Tri-gate (QPT) bulk CMOS technology for single-port SRAM application\",\"authors\":\"Y. Tsukamoto, M. Yabuuchi, H. Fujiwara, K. Nii, C. Shin, T. Liu\",\"doi\":\"10.1109/ISQED.2012.6187505\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Quasi-Planar Tri-gate (QPT) Bulk MOSFETs are fabricated simply by slightly recessing the shallow trench isolation (STI) oxide prior to gate-stack formation. In this cost-effective manner, 7% higher performance with lower leakage current in QPT bulk devices (vs. planar bulk devices) is achieved. QPT-based single-port SRAM characteristics can be improved by employing circuit design techniques (i.e., read- and write-assist circuitry) to compensate for unequal improvements in n-channel vs. p-channel QPT devices, to improve cell yield.\",\"PeriodicalId\":205874,\"journal\":{\"name\":\"Thirteenth International Symposium on Quality Electronic Design (ISQED)\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-03-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Thirteenth International Symposium on Quality Electronic Design (ISQED)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2012.6187505\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2012.6187505","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Quasi-Planar Tri-gate (QPT) bulk CMOS technology for single-port SRAM application
Quasi-Planar Tri-gate (QPT) Bulk MOSFETs are fabricated simply by slightly recessing the shallow trench isolation (STI) oxide prior to gate-stack formation. In this cost-effective manner, 7% higher performance with lower leakage current in QPT bulk devices (vs. planar bulk devices) is achieved. QPT-based single-port SRAM characteristics can be improved by employing circuit design techniques (i.e., read- and write-assist circuitry) to compensate for unequal improvements in n-channel vs. p-channel QPT devices, to improve cell yield.