可视化分析支持多种模式技术的SOI VLSI布局设计

2015 6th IEEE International Conference on Cognitive Infocommunications (CogInfoCom) Pub Date : 2015-10-01 DOI:10.1109/COGINFOCOM.2015.7390566

V. Shakhnov, L. Zinchenko, V. Makarchuk, V. Verstov

{"title":"可视化分析支持多种模式技术的SOI VLSI布局设计","authors":"V. Shakhnov, L. Zinchenko, V. Makarchuk, V. Verstov","doi":"10.1109/COGINFOCOM.2015.7390566","DOIUrl":null,"url":null,"abstract":"In the paper, we discuss visualization techniques for SOI VLSI layout design. Our goal is visual analytics support of time-consuming SOI VLSI layout design process. Our analytics are based on graph models for VLSI layout representation. We propose classification and clustering approaches for data visualization. We illustrate our approach for contradictions visualization for multiple patterning technology case study.","PeriodicalId":377891,"journal":{"name":"2015 6th IEEE International Conference on Cognitive Infocommunications (CogInfoCom)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Visual analytics support for the SOI VLSI layout design for multiple patterning technology\",\"authors\":\"V. Shakhnov, L. Zinchenko, V. Makarchuk, V. Verstov\",\"doi\":\"10.1109/COGINFOCOM.2015.7390566\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the paper, we discuss visualization techniques for SOI VLSI layout design. Our goal is visual analytics support of time-consuming SOI VLSI layout design process. Our analytics are based on graph models for VLSI layout representation. We propose classification and clustering approaches for data visualization. We illustrate our approach for contradictions visualization for multiple patterning technology case study.\",\"PeriodicalId\":377891,\"journal\":{\"name\":\"2015 6th IEEE International Conference on Cognitive Infocommunications (CogInfoCom)\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 6th IEEE International Conference on Cognitive Infocommunications (CogInfoCom)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/COGINFOCOM.2015.7390566\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 6th IEEE International Conference on Cognitive Infocommunications (CogInfoCom)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/COGINFOCOM.2015.7390566","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文讨论了SOI VLSI版图设计的可视化技术。我们的目标是为耗时的SOI VLSI版图设计过程提供可视化分析支持。我们的分析是基于VLSI布局表示的图形模型。我们提出了数据可视化的分类和聚类方法。我们举例说明了我们的方法的矛盾可视化多模式技术的案例研究。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Visual analytics support for the SOI VLSI layout design for multiple patterning technology

In the paper, we discuss visualization techniques for SOI VLSI layout design. Our goal is visual analytics support of time-consuming SOI VLSI layout design process. Our analytics are based on graph models for VLSI layout representation. We propose classification and clustering approaches for data visualization. We illustrate our approach for contradictions visualization for multiple patterning technology case study.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2015 6th IEEE International Conference on Cognitive Infocommunications (CogInfoCom)

自引率

0.00%

发文量