采用固有无源积分器和电容反馈的40nm CMOS 0.028mm2 19.8fJ/step二阶vco CT ΔΣ调制器

2017 Symposium on VLSI Circuits Pub Date : 2017-06-01 DOI:10.23919/VLSIC.2017.8008538

Shaolan Li, Nan Sun

{"title":"采用固有无源积分器和电容反馈的40nm CMOS 0.028mm2 19.8fJ/step二阶vco CT ΔΣ调制器","authors":"Shaolan Li, Nan Sun","doi":"10.23919/VLSIC.2017.8008538","DOIUrl":null,"url":null,"abstract":"This paper presents an OTA-less 2nd-order VCO-based CT ΔΣ modulator featuring a passive integrator that makes use of the VCO's inherent parasitic effect. A low-power capacitive feedback technique is also presented for robust loop compensation. Fabricated in 40nm CMOS, the prototype occupies 0.028mm2 of active area and consumes 524μW when sampling at 330MHz. The ΔΣM achieved peak Walden FoM of 19.8fJ/step with 68.6dB SNDR over 6MHz BW.","PeriodicalId":176340,"journal":{"name":"2017 Symposium on VLSI Circuits","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 0.028mm2 19.8fJ/step 2nd-order VCO-based CT ΔΣ modulator using an inherent passive integrator and capacitive feedback in 40nm CMOS\",\"authors\":\"Shaolan Li, Nan Sun\",\"doi\":\"10.23919/VLSIC.2017.8008538\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an OTA-less 2nd-order VCO-based CT ΔΣ modulator featuring a passive integrator that makes use of the VCO's inherent parasitic effect. A low-power capacitive feedback technique is also presented for robust loop compensation. Fabricated in 40nm CMOS, the prototype occupies 0.028mm2 of active area and consumes 524μW when sampling at 330MHz. The ΔΣM achieved peak Walden FoM of 19.8fJ/step with 68.6dB SNDR over 6MHz BW.\",\"PeriodicalId\":176340,\"journal\":{\"name\":\"2017 Symposium on VLSI Circuits\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/VLSIC.2017.8008538\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIC.2017.8008538","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

本文提出了一种基于VCO的无ota二阶CT ΔΣ调制器，该调制器具有利用VCO固有寄生效应的无源积分器。提出了一种用于鲁棒回路补偿的低功率电容反馈技术。该样机采用40nm CMOS制作，在330MHz下采样时，其有效面积为0.028mm2，功耗为524μW。ΔΣM在6MHz BW下，峰值Walden FoM为19.8fJ/step, SNDR为68.6dB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 0.028mm2 19.8fJ/step 2nd-order VCO-based CT ΔΣ modulator using an inherent passive integrator and capacitive feedback in 40nm CMOS

This paper presents an OTA-less 2^nd-order VCO-based CT ΔΣ modulator featuring a passive integrator that makes use of the VCO's inherent parasitic effect. A low-power capacitive feedback technique is also presented for robust loop compensation. Fabricated in 40nm CMOS, the prototype occupies 0.028mm² of active area and consumes 524μW when sampling at 330MHz. The ΔΣM achieved peak Walden FoM of 19.8fJ/step with 68.6dB SNDR over 6MHz BW.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 Symposium on VLSI Circuits

自引率

0.00%

发文量