800 K gates of random logic in four months: discussion on design methodologies based on "IDEFIX" ASIC experience

Reusability of basic building blocks is an important and effective goal in ASIC design: it speeds up the design, it minimizes the overall bug probability, it eases documentation and maintenance of core functions. Nevertheless, this approach means also a "black box" management, requiring some extra efforts in the implementation phase. Alcatel and Toshiba proved a solution to cope with the lack of knowledge and control of re-used blocks. This methodology seems to be effective, especially for million gates designs in deep submicron technologies. This paper discusses a real ASIC design case, where classical issues were combined: tough schedule; large glue logic (800 K netlist gates), with high connectivity; many clock domains (65 clocks), with many interactions; 50% reuse of old building blocks, many from netlist. The proposed flow improves by shortening design time, achieving high synthesis efficiency without usage of time consuming CRWC methodology, achieving high layout efficiency bypassing time consuming (and sometimes misleading) floorplanning /hierarchical methodologies.