互补电阻开关(CRS)交叉栅阵列的解析建模与泄漏优化

S. Ambrogio, S. Balatti, D. Ielmini, D. Gilmer
{"title":"互补电阻开关(CRS)交叉栅阵列的解析建模与泄漏优化","authors":"S. Ambrogio, S. Balatti, D. Ielmini, D. Gilmer","doi":"10.1109/ESSDERC.2014.6948805","DOIUrl":null,"url":null,"abstract":"Resistive switching memory (RRAM) is attracting strong interest for prolonging Moore's law of future-generation memory and logic circuits. To enable the design of stand-alone and embedded RRAM, however, physically-based compact models are needed. This work presents a new analytical model for HfO2-based RRAM and of the complementary resistive switch (CRS), consisting of an antiserial connection of two resistive devices. The model is validated against switching characteristics at increasing pulse width for both RRAM and CRS. The impact of the oxide resistivity on the CRS characteristics is discussed, highlighting the trade-off between off-state leakage and set/reset window.","PeriodicalId":262652,"journal":{"name":"2014 44th European Solid State Device Research Conference (ESSDERC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Analytical modelling and leakage optimization in complementary resistive switch (CRS) crossbar arrays\",\"authors\":\"S. Ambrogio, S. Balatti, D. Ielmini, D. Gilmer\",\"doi\":\"10.1109/ESSDERC.2014.6948805\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Resistive switching memory (RRAM) is attracting strong interest for prolonging Moore's law of future-generation memory and logic circuits. To enable the design of stand-alone and embedded RRAM, however, physically-based compact models are needed. This work presents a new analytical model for HfO2-based RRAM and of the complementary resistive switch (CRS), consisting of an antiserial connection of two resistive devices. The model is validated against switching characteristics at increasing pulse width for both RRAM and CRS. The impact of the oxide resistivity on the CRS characteristics is discussed, highlighting the trade-off between off-state leakage and set/reset window.\",\"PeriodicalId\":262652,\"journal\":{\"name\":\"2014 44th European Solid State Device Research Conference (ESSDERC)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-11-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 44th European Solid State Device Research Conference (ESSDERC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSDERC.2014.6948805\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 44th European Solid State Device Research Conference (ESSDERC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.2014.6948805","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

电阻开关存储器(RRAM)因其在未来存储器和逻辑电路中延长摩尔定律而备受关注。然而,为了实现独立和嵌入式RRAM的设计,需要基于物理的紧凑模型。本文提出了一种新的基于hfo2的RRAM和互补电阻开关(CRS)的分析模型,互补电阻开关由两个电阻器件的反串行连接组成。该模型针对RRAM和CRS在增加脉宽时的开关特性进行了验证。讨论了氧化物电阻率对CRS特性的影响,强调了断开状态泄漏和设置/复位窗口之间的权衡。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Analytical modelling and leakage optimization in complementary resistive switch (CRS) crossbar arrays
Resistive switching memory (RRAM) is attracting strong interest for prolonging Moore's law of future-generation memory and logic circuits. To enable the design of stand-alone and embedded RRAM, however, physically-based compact models are needed. This work presents a new analytical model for HfO2-based RRAM and of the complementary resistive switch (CRS), consisting of an antiserial connection of two resistive devices. The model is validated against switching characteristics at increasing pulse width for both RRAM and CRS. The impact of the oxide resistivity on the CRS characteristics is discussed, highlighting the trade-off between off-state leakage and set/reset window.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信