低压CG-CS有源平衡器的Volterra串联设计方法

Shan He, C. Saavedra
{"title":"低压CG-CS有源平衡器的Volterra串联设计方法","authors":"Shan He, C. Saavedra","doi":"10.1109/ICUWB.2012.6340391","DOIUrl":null,"url":null,"abstract":"A low-voltage active balun and amplifier is presented. The circuit uses a common-gate common-source (CG-CS) noise-cancelling topology with a simple distortion cancellation method to improve the IIP3 performance of the balun-amplifier. A Volterra series analysis is employed to provide insights into the nonlinear behavior of the circuit. A chip was fabricated and the experimental test results show an average voltage gain for the balun-amplifier of 16.2 dB and a maximum IIP3 of -3.8 dBm over the span of 0.3-2.4 GHz. The circuit exhibits a noise figure below 4.0 dB over the measured band and reaches a minimum of 3.2 dB. The chip uses a single 0.9 V dc supply and consumes 15.8 mW of power. The RFIC was fabricated using a standard 130 nm CMOS process.","PeriodicalId":260071,"journal":{"name":"2012 IEEE International Conference on Ultra-Wideband","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Volterra series approach for the design of low-voltage CG-CS active baluns\",\"authors\":\"Shan He, C. Saavedra\",\"doi\":\"10.1109/ICUWB.2012.6340391\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A low-voltage active balun and amplifier is presented. The circuit uses a common-gate common-source (CG-CS) noise-cancelling topology with a simple distortion cancellation method to improve the IIP3 performance of the balun-amplifier. A Volterra series analysis is employed to provide insights into the nonlinear behavior of the circuit. A chip was fabricated and the experimental test results show an average voltage gain for the balun-amplifier of 16.2 dB and a maximum IIP3 of -3.8 dBm over the span of 0.3-2.4 GHz. The circuit exhibits a noise figure below 4.0 dB over the measured band and reaches a minimum of 3.2 dB. The chip uses a single 0.9 V dc supply and consumes 15.8 mW of power. The RFIC was fabricated using a standard 130 nm CMOS process.\",\"PeriodicalId\":260071,\"journal\":{\"name\":\"2012 IEEE International Conference on Ultra-Wideband\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-11-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE International Conference on Ultra-Wideband\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICUWB.2012.6340391\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International Conference on Ultra-Wideband","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICUWB.2012.6340391","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

介绍了一种低压有源平衡器和放大器。该电路采用共门共源(CG-CS)降噪拓扑结构和简单的失真消除方法,以提高平衡放大器的IIP3性能。采用Volterra级数分析来深入了解电路的非线性行为。实验结果表明,在0.3 ~ 2.4 GHz范围内,平衡放大器的平均电压增益为16.2 dB,最大IIP3为-3.8 dBm。该电路在测量频带上的噪声值低于4.0 dB,最低可达3.2 dB。该芯片使用单个0.9 V直流电源,功耗为15.8 mW。RFIC采用标准的130纳米CMOS工艺制造。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Volterra series approach for the design of low-voltage CG-CS active baluns
A low-voltage active balun and amplifier is presented. The circuit uses a common-gate common-source (CG-CS) noise-cancelling topology with a simple distortion cancellation method to improve the IIP3 performance of the balun-amplifier. A Volterra series analysis is employed to provide insights into the nonlinear behavior of the circuit. A chip was fabricated and the experimental test results show an average voltage gain for the balun-amplifier of 16.2 dB and a maximum IIP3 of -3.8 dBm over the span of 0.3-2.4 GHz. The circuit exhibits a noise figure below 4.0 dB over the measured band and reaches a minimum of 3.2 dB. The chip uses a single 0.9 V dc supply and consumes 15.8 mW of power. The RFIC was fabricated using a standard 130 nm CMOS process.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信