64µW, 23 dB增益，8 dB NF, 2.4 GHz射频前端，用于超低功耗物联网收发器

2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2017-06-04 DOI:10.1109/RFIC.2017.7969048

Anjana Dissanayake, Hyun-Gi Seok, Oh-Yong Jung, Sok-Kyun Han, Sang-Gug Lee

{"title":"64µW, 23 dB增益，8 dB NF, 2.4 GHz射频前端，用于超低功耗物联网收发器","authors":"Anjana Dissanayake, Hyun-Gi Seok, Oh-Yong Jung, Sok-Kyun Han, Sang-Gug Lee","doi":"10.1109/RFIC.2017.7969048","DOIUrl":null,"url":null,"abstract":"An ultra-low power (ULP) 2.4 GHz RF front-end which consists of a low noise amplifier (LNA) and a passive mixer in a standard 65nm CMOS is presented. LNA adopts a complementary input stage and a current reused 2nd gain stage to achieve a high gain under a low power dissipation with an added linearization method. RF Down-conversion is implemented with a highly linearized complementary passive mixer, which adopts transmission gate type switches. With fully on-chip components, the front-end achieves 23 dB conversion gain, 8 dB NF, −36 dBm P1dB and −21 dBm IIP3 while dissipating a 64 µW power from a 0.6 V supply voltage. LNA achieves a high voltage gain of 26.3 dB and minimum NF of 5.5 dB with a P1dB of −27 dBm and IIP3 of −13 dBm.","PeriodicalId":349922,"journal":{"name":"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"191 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":"{\"title\":\"A 64 µW, 23 dB gain, 8 dB NF, 2.4 GHz RF front-end for ultra-low power Internet-of-Things transceivers\",\"authors\":\"Anjana Dissanayake, Hyun-Gi Seok, Oh-Yong Jung, Sok-Kyun Han, Sang-Gug Lee\",\"doi\":\"10.1109/RFIC.2017.7969048\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An ultra-low power (ULP) 2.4 GHz RF front-end which consists of a low noise amplifier (LNA) and a passive mixer in a standard 65nm CMOS is presented. LNA adopts a complementary input stage and a current reused 2nd gain stage to achieve a high gain under a low power dissipation with an added linearization method. RF Down-conversion is implemented with a highly linearized complementary passive mixer, which adopts transmission gate type switches. With fully on-chip components, the front-end achieves 23 dB conversion gain, 8 dB NF, −36 dBm P1dB and −21 dBm IIP3 while dissipating a 64 µW power from a 0.6 V supply voltage. LNA achieves a high voltage gain of 26.3 dB and minimum NF of 5.5 dB with a P1dB of −27 dBm and IIP3 of −13 dBm.\",\"PeriodicalId\":349922,\"journal\":{\"name\":\"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"volume\":\"191 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"14\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2017.7969048\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2017.7969048","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 14

摘要

提出了一种由低噪声放大器和无源混频器组成的超低功耗(ULP) 2.4 GHz射频前端。LNA采用互补输入级和电流复用的第二级增益级，通过附加线性化方法在低功耗下实现高增益。射频下变频由一个高度线性化的互补无源混频器实现，该混频器采用传输门型开关。采用全片上元件，前端可实现23 dB转换增益、8 dB NF、−36 dBm P1dB和−21 dBm IIP3，同时在0.6 V电源电压下功耗为64µW。LNA可实现26.3 dB的高电压增益和5.5 dB的最小NF, P1dB为−27 dBm, IIP3为−13 dBm。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 64 µW, 23 dB gain, 8 dB NF, 2.4 GHz RF front-end for ultra-low power Internet-of-Things transceivers

An ultra-low power (ULP) 2.4 GHz RF front-end which consists of a low noise amplifier (LNA) and a passive mixer in a standard 65nm CMOS is presented. LNA adopts a complementary input stage and a current reused 2nd gain stage to achieve a high gain under a low power dissipation with an added linearization method. RF Down-conversion is implemented with a highly linearized complementary passive mixer, which adopts transmission gate type switches. With fully on-chip components, the front-end achieves 23 dB conversion gain, 8 dB NF, −36 dBm P1dB and −21 dBm IIP3 while dissipating a 64 µW power from a 0.6 V supply voltage. LNA achieves a high voltage gain of 26.3 dB and minimum NF of 5.5 dB with a P1dB of −27 dBm and IIP3 of −13 dBm.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)

自引率

0.00%

发文量