设计质量的隐性成本

R. Goering, Richard Wallace
{"title":"设计质量的隐性成本","authors":"R. Goering, Richard Wallace","doi":"10.1109/ISQED.2000.10007","DOIUrl":null,"url":null,"abstract":"This high-level panel will look at importantbut often overlookedglobal, social and economic implications of design quality. It will probe the costs, to both end users and manufacturers, of poor quality. Only by accounting for these costs can manufacturers gauge the importance of proper verification and design techniques.The goal of this panel is to identify some of the quality-related problems that could plausibly occur, discuss their consequences, and propose some solutions for improving the quality and reliability of electronic designs. This panel will also probe the question of who takes responsibility when silicon fails. Assuming that the wafer fab process is yielding correctly, and the chip is not working due to a design quality problem, then who pays what price? How is responsibility shared among systems companies, IP providers, and semiconductor manufacturers?","PeriodicalId":302936,"journal":{"name":"IEEE International Symposium on Quality Electronic Design","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The Hidden Costs of Design Qualit\",\"authors\":\"R. Goering, Richard Wallace\",\"doi\":\"10.1109/ISQED.2000.10007\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This high-level panel will look at importantbut often overlookedglobal, social and economic implications of design quality. It will probe the costs, to both end users and manufacturers, of poor quality. Only by accounting for these costs can manufacturers gauge the importance of proper verification and design techniques.The goal of this panel is to identify some of the quality-related problems that could plausibly occur, discuss their consequences, and propose some solutions for improving the quality and reliability of electronic designs. This panel will also probe the question of who takes responsibility when silicon fails. Assuming that the wafer fab process is yielding correctly, and the chip is not working due to a design quality problem, then who pays what price? How is responsibility shared among systems companies, IP providers, and semiconductor manufacturers?\",\"PeriodicalId\":302936,\"journal\":{\"name\":\"IEEE International Symposium on Quality Electronic Design\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-03-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE International Symposium on Quality Electronic Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2000.10007\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Symposium on Quality Electronic Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2000.10007","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

这个高级别小组将关注设计质量的重要但经常被忽视的全球、社会和经济影响。它将调查劣质产品对终端用户和制造商造成的成本。只有考虑到这些成本,制造商才能衡量适当的验证和设计技术的重要性。本小组的目标是确定一些可能发生的质量相关问题,讨论其后果,并提出一些解决方案,以提高电子设计的质量和可靠性。该小组还将探讨当硅失败时谁来承担责任的问题。假设晶圆厂的生产过程是正确的,芯片由于设计质量问题而不能工作,那么谁来支付什么价格?系统公司、IP提供商和半导体制造商如何分担责任?
本文章由计算机程序翻译,如有差异,请以英文原文为准。
The Hidden Costs of Design Qualit
This high-level panel will look at importantbut often overlookedglobal, social and economic implications of design quality. It will probe the costs, to both end users and manufacturers, of poor quality. Only by accounting for these costs can manufacturers gauge the importance of proper verification and design techniques.The goal of this panel is to identify some of the quality-related problems that could plausibly occur, discuss their consequences, and propose some solutions for improving the quality and reliability of electronic designs. This panel will also probe the question of who takes responsibility when silicon fails. Assuming that the wafer fab process is yielding correctly, and the chip is not working due to a design quality problem, then who pays what price? How is responsibility shared among systems companies, IP providers, and semiconductor manufacturers?
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信