基于不精确全加法器的近似加法器设计

Wenqiang Yang, Lunyao Wang, Kailei Li
{"title":"基于不精确全加法器的近似加法器设计","authors":"Wenqiang Yang, Lunyao Wang, Kailei Li","doi":"10.1109/asid52932.2021.9651713","DOIUrl":null,"url":null,"abstract":"Approximate computing is a design way that sacrifices certain accuracy in exchange for circuit performance. The purpose is to reduce the circuit area, delay and power dissipation. In this paper, an approximate adder design method for Ripple Carry Adder (RCA) is proposed. The method mainly consists of three parts: (1) Building a library of inexact full adders with the parameters of error characteristic and area. (2) Using genetic algorithm to choose different approximate full adders for multi-bits RCAs under error distance constraints. (3) Error distance calculation by disjoint sharp product operation with logic cover. Compared with accurate RCA, the circuit area optimization of multi-bits approximate adder proposed in this paper can reach 36.21% when the mean error distance and normalized error distance are less than 1%.","PeriodicalId":150884,"journal":{"name":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An Approximate Adder Design Based on Inexact Full Adders\",\"authors\":\"Wenqiang Yang, Lunyao Wang, Kailei Li\",\"doi\":\"10.1109/asid52932.2021.9651713\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Approximate computing is a design way that sacrifices certain accuracy in exchange for circuit performance. The purpose is to reduce the circuit area, delay and power dissipation. In this paper, an approximate adder design method for Ripple Carry Adder (RCA) is proposed. The method mainly consists of three parts: (1) Building a library of inexact full adders with the parameters of error characteristic and area. (2) Using genetic algorithm to choose different approximate full adders for multi-bits RCAs under error distance constraints. (3) Error distance calculation by disjoint sharp product operation with logic cover. Compared with accurate RCA, the circuit area optimization of multi-bits approximate adder proposed in this paper can reach 36.21% when the mean error distance and normalized error distance are less than 1%.\",\"PeriodicalId\":150884,\"journal\":{\"name\":\"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/asid52932.2021.9651713\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/asid52932.2021.9651713","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

近似计算是一种牺牲一定精度以换取电路性能的设计方法。目的是减少电路面积、延迟和功耗。提出了一种纹波进位加法器(RCA)的近似加法器设计方法。该方法主要由三部分组成:(1)建立以误差特征和面积为参数的不精确全加法器库。(2)在误差距离约束下,利用遗传算法选择多比特rca的近似全加法器。(3)带逻辑盖的不相交锐积运算误差距离计算。与精确RCA相比,本文提出的多位近似加法器在平均误差距离和归一化误差距离均小于1%的情况下,电路面积优化达到36.21%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Approximate Adder Design Based on Inexact Full Adders
Approximate computing is a design way that sacrifices certain accuracy in exchange for circuit performance. The purpose is to reduce the circuit area, delay and power dissipation. In this paper, an approximate adder design method for Ripple Carry Adder (RCA) is proposed. The method mainly consists of three parts: (1) Building a library of inexact full adders with the parameters of error characteristic and area. (2) Using genetic algorithm to choose different approximate full adders for multi-bits RCAs under error distance constraints. (3) Error distance calculation by disjoint sharp product operation with logic cover. Compared with accurate RCA, the circuit area optimization of multi-bits approximate adder proposed in this paper can reach 36.21% when the mean error distance and normalized error distance are less than 1%.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信