利用加权数据流图的频谱特性设计铁路信号系统

Tibor Gergely Markovits, G. Rácz
{"title":"利用加权数据流图的频谱特性设计铁路信号系统","authors":"Tibor Gergely Markovits, G. Rácz","doi":"10.1109/SoSE50414.2020.9130498","DOIUrl":null,"url":null,"abstract":"In the last two decades, multiprocessing technology has become a more important feature of complex digital systems, such as railway interlocking. Such systems can be implemented as distributed systems, especially the spur plan based interlocking systems, in case of which the lineside railway equipments are controlled by logically separate hardware units, connected with dedicated trace cables. Due to the growing complexity of the signalling system logic and the new GSM-R technology based ETCS systems often cause conflicting requirements. In fulfilling the requirements, the designer cannot avoid to use different generic or special purpose processing units, like CPU, CPLD, FPGA or ASSP-s. These kind of system architectures called heterogeneous multiprocessing architectures (HMA). There is no proven practice for designing a HMA based heterogeneous multiprocessor system (HMS), and this is often the cause of many intuitive design steps. During developing a HMS, the designer may utilize various high level logic synthesis (HLS) tools. Among other things, dataflow-graphs can be used as a formal method of task description and graph decomposition algorithms can be used for generating proper segments of the task. This paper presents how to use the spectral properties of the data flow graphs for decomposition in the design of HMS. Such systematic design methodologies may also benefit later maintenance and reliability of the designed system.","PeriodicalId":121664,"journal":{"name":"2020 IEEE 15th International Conference of System of Systems Engineering (SoSE)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Utilizing the spectral properties of weighted data flow graphs for designing railway signaling systems\",\"authors\":\"Tibor Gergely Markovits, G. Rácz\",\"doi\":\"10.1109/SoSE50414.2020.9130498\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the last two decades, multiprocessing technology has become a more important feature of complex digital systems, such as railway interlocking. Such systems can be implemented as distributed systems, especially the spur plan based interlocking systems, in case of which the lineside railway equipments are controlled by logically separate hardware units, connected with dedicated trace cables. Due to the growing complexity of the signalling system logic and the new GSM-R technology based ETCS systems often cause conflicting requirements. In fulfilling the requirements, the designer cannot avoid to use different generic or special purpose processing units, like CPU, CPLD, FPGA or ASSP-s. These kind of system architectures called heterogeneous multiprocessing architectures (HMA). There is no proven practice for designing a HMA based heterogeneous multiprocessor system (HMS), and this is often the cause of many intuitive design steps. During developing a HMS, the designer may utilize various high level logic synthesis (HLS) tools. Among other things, dataflow-graphs can be used as a formal method of task description and graph decomposition algorithms can be used for generating proper segments of the task. This paper presents how to use the spectral properties of the data flow graphs for decomposition in the design of HMS. Such systematic design methodologies may also benefit later maintenance and reliability of the designed system.\",\"PeriodicalId\":121664,\"journal\":{\"name\":\"2020 IEEE 15th International Conference of System of Systems Engineering (SoSE)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 15th International Conference of System of Systems Engineering (SoSE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SoSE50414.2020.9130498\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference of System of Systems Engineering (SoSE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SoSE50414.2020.9130498","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在过去的二十年中,多处理技术已经成为复杂数字系统的一个更重要的特征,例如铁路联锁。这种系统可以作为分布式系统来实现,特别是基于支线计划的联锁系统,在这种情况下,线路旁的铁路设备由逻辑上独立的硬件单元控制,用专用的跟踪电缆连接。由于信令系统逻辑和基于GSM-R新技术的ETCS系统日益复杂,常常会引起需求冲突。在满足要求的过程中,设计者不可避免地使用不同的通用或专用处理单元,如CPU、CPLD、FPGA或asp -s。这种类型的系统架构称为异构多处理架构(HMA)。没有经过验证的设计基于HMA的异构多处理器系统(HMS)的实践,这通常是许多直观设计步骤的原因。在开发HMS期间,设计人员可以使用各种高级逻辑合成(HLS)工具。除此之外,数据流图可以用作任务描述的形式化方法,图分解算法可以用于生成任务的适当部分。本文介绍了在HMS的设计中如何利用数据流图的谱特性进行分解。这种系统化的设计方法也有利于后期的维护和设计系统的可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Utilizing the spectral properties of weighted data flow graphs for designing railway signaling systems
In the last two decades, multiprocessing technology has become a more important feature of complex digital systems, such as railway interlocking. Such systems can be implemented as distributed systems, especially the spur plan based interlocking systems, in case of which the lineside railway equipments are controlled by logically separate hardware units, connected with dedicated trace cables. Due to the growing complexity of the signalling system logic and the new GSM-R technology based ETCS systems often cause conflicting requirements. In fulfilling the requirements, the designer cannot avoid to use different generic or special purpose processing units, like CPU, CPLD, FPGA or ASSP-s. These kind of system architectures called heterogeneous multiprocessing architectures (HMA). There is no proven practice for designing a HMA based heterogeneous multiprocessor system (HMS), and this is often the cause of many intuitive design steps. During developing a HMS, the designer may utilize various high level logic synthesis (HLS) tools. Among other things, dataflow-graphs can be used as a formal method of task description and graph decomposition algorithms can be used for generating proper segments of the task. This paper presents how to use the spectral properties of the data flow graphs for decomposition in the design of HMS. Such systematic design methodologies may also benefit later maintenance and reliability of the designed system.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信