聚酰亚胺应力缓冲集成电路技术

C. Schuckert, D. Murray, C. Roberts, G. Cheek, T. Goida
{"title":"聚酰亚胺应力缓冲集成电路技术","authors":"C. Schuckert, D. Murray, C. Roberts, G. Cheek, T. Goida","doi":"10.1109/ASMC.1990.111222","DOIUrl":null,"url":null,"abstract":"A photoimagable polyimide layer which has been evaluated as a stress relief buffer for use with integrated circuits (ICs) packaged in plastic is discussed. The wafer-level overcoat process is manufacturable using available spin coat and develop tracks and is compared to conventional post wirebond die overcoating. Some properties of the polyimide layer, the manufacturing process, and the results achieved on actual commercial products are reviewed.<<ETX>>","PeriodicalId":158760,"journal":{"name":"IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop","volume":"13 2","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Polyimide stress buffers in IC technology\",\"authors\":\"C. Schuckert, D. Murray, C. Roberts, G. Cheek, T. Goida\",\"doi\":\"10.1109/ASMC.1990.111222\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A photoimagable polyimide layer which has been evaluated as a stress relief buffer for use with integrated circuits (ICs) packaged in plastic is discussed. The wafer-level overcoat process is manufacturable using available spin coat and develop tracks and is compared to conventional post wirebond die overcoating. Some properties of the polyimide layer, the manufacturing process, and the results achieved on actual commercial products are reviewed.<<ETX>>\",\"PeriodicalId\":158760,\"journal\":{\"name\":\"IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop\",\"volume\":\"13 2\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASMC.1990.111222\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE/SEMI Conference on Advanced Semiconductor Manufacturing Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.1990.111222","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

讨论了一种光可成像聚酰亚胺层,它被评价为用于塑料封装集成电路(ic)的应力缓解缓冲。晶圆级涂层工艺可使用可用的旋转涂层和显影轨道制造,并与传统的线键合后模具覆盖涂层进行比较。综述了聚酰亚胺层的一些性能、制备工艺以及在实际商用产品上取得的成果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Polyimide stress buffers in IC technology
A photoimagable polyimide layer which has been evaluated as a stress relief buffer for use with integrated circuits (ICs) packaged in plastic is discussed. The wafer-level overcoat process is manufacturable using available spin coat and develop tracks and is compared to conventional post wirebond die overcoating. Some properties of the polyimide layer, the manufacturing process, and the results achieved on actual commercial products are reviewed.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信