V. Yalala, D. Brasili, D. Carlson, A. Hughes, Anil K. Jain, T. Kiszely, Kolar Kodandapani, A. Varadharajan, T. Xanthopoulos
{"title":"具有网络扩展的16核RISC微处理器","authors":"V. Yalala, D. Brasili, D. Carlson, A. Hughes, Anil K. Jain, T. Kiszely, Kolar Kodandapani, A. Varadharajan, T. Xanthopoulos","doi":"10.1109/ISSCC.2006.1696061","DOIUrl":null,"url":null,"abstract":"A multi-core RISC processor is integrated with a number of security engines and network function accelerators creating a high-performance power-efficient SoC. It contains 180M transistors, dissipates 25W at 600MHz and is fabricated in a 1.2V 0.13mum CMOS process with 9 layers of copper interconnect using FSG dielectric and C4 bumps","PeriodicalId":166617,"journal":{"name":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","volume":"67 23","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"A 16-Core RISC Microprocessor with Network Extensions\",\"authors\":\"V. Yalala, D. Brasili, D. Carlson, A. Hughes, Anil K. Jain, T. Kiszely, Kolar Kodandapani, A. Varadharajan, T. Xanthopoulos\",\"doi\":\"10.1109/ISSCC.2006.1696061\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A multi-core RISC processor is integrated with a number of security engines and network function accelerators creating a high-performance power-efficient SoC. It contains 180M transistors, dissipates 25W at 600MHz and is fabricated in a 1.2V 0.13mum CMOS process with 9 layers of copper interconnect using FSG dielectric and C4 bumps\",\"PeriodicalId\":166617,\"journal\":{\"name\":\"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers\",\"volume\":\"67 23\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2006.1696061\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2006.1696061","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 16-Core RISC Microprocessor with Network Extensions
A multi-core RISC processor is integrated with a number of security engines and network function accelerators creating a high-performance power-efficient SoC. It contains 180M transistors, dissipates 25W at 600MHz and is fabricated in a 1.2V 0.13mum CMOS process with 9 layers of copper interconnect using FSG dielectric and C4 bumps
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
