Atomic Layer Deposition for Vertically Integrated ZnO Thin Film Transistors: Toward 3D High Packing Density Thin Film Electronics

Zulkarneyn Sisman, Sami Bolat, A. Okyay
{"title":"Atomic Layer Deposition for Vertically Integrated ZnO Thin Film Transistors: Toward 3D High Packing Density Thin Film Electronics","authors":"Zulkarneyn Sisman, Sami Bolat, A. Okyay","doi":"10.1002/PSSC.201700128","DOIUrl":null,"url":null,"abstract":"We report on the first demonstration of the atomic layer deposition (ALD) based three dimensional (3D) integrated ZnO thin film transistors (TFTs) on rigid substrates. Devices exhibit high on-off ratio (∼106) and high effective mobility (∼11.8 cm2 V−1 s−1). It has also been demonstrated that the steps of fabrication result in readily stable electrical characteristics in TFTs, eliminating the need for post-production steps. These results mark the potential of our fabrication method for the semiconducting metal oxide-based vertical-integrated circuits requiring high packing density and high functionality.","PeriodicalId":20065,"journal":{"name":"Physica Status Solidi (c)","volume":"8 1","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2017-08-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Physica Status Solidi (c)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1002/PSSC.201700128","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

We report on the first demonstration of the atomic layer deposition (ALD) based three dimensional (3D) integrated ZnO thin film transistors (TFTs) on rigid substrates. Devices exhibit high on-off ratio (∼106) and high effective mobility (∼11.8 cm2 V−1 s−1). It has also been demonstrated that the steps of fabrication result in readily stable electrical characteristics in TFTs, eliminating the need for post-production steps. These results mark the potential of our fabrication method for the semiconducting metal oxide-based vertical-integrated circuits requiring high packing density and high functionality.
垂直集成ZnO薄膜晶体管的原子层沉积:迈向3D高封装密度薄膜电子学
我们报道了在刚性衬底上基于原子层沉积(ALD)的三维(3D)集成ZnO薄膜晶体管(TFTs)的首次演示。器件具有高通断比(~ 106)和高有效迁移率(~ 11.8 cm2 V−1 s−1)。它也已经证明,制造的步骤导致易于稳定的电特性在tft,消除了后期制作步骤的需要。这些结果标志着我们的半导体金属氧化物垂直集成电路制造方法的潜力,需要高封装密度和高功能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信