Improved current performance of CMOSFETs with nitrogen incorporated HfO2-Al2O3 laminate gate dielectric

Hyung-Seok Jung, Yun-seok Kim, Jong Pyo Kim, Jung Hyoung Lee, Jong-Ho Lee, N. Lee, Ho-Kyu Kang, K. Suh, H. Ryu, C. Oh, Young-Wug Kim, K. Cho, H. Baik, Youngsu Chung, H. Chang, D. Moon
{"title":"Improved current performance of CMOSFETs with nitrogen incorporated HfO2-Al2O3 laminate gate dielectric","authors":"Hyung-Seok Jung, Yun-seok Kim, Jong Pyo Kim, Jung Hyoung Lee, Jong-Ho Lee, N. Lee, Ho-Kyu Kang, K. Suh, H. Ryu, C. Oh, Young-Wug Kim, K. Cho, H. Baik, Youngsu Chung, H. Chang, D. Moon","doi":"10.1109/IEDM.2002.1175971","DOIUrl":null,"url":null,"abstract":"For the first time, we integrated poly-Si gate CMOSFETs with nitrogen incorporated HfO/sub 2/-Al/sub 2/O/sub 3/ laminate (HfAlON) as gate dielectrics. Both low gate leakage currents (0.1 mA/cm/sup 2/ at V/sub g/=+1.0 V) and low EOT (15.6 /spl Aring/) sufficiently satisfy the specifications (EOT=12/spl sim/20 /spl Aring/, J/sub g/=2.2 mA/cm/sup 2/) estimated by ITRS for low power applications. By in-situ 3 step post-deposition annealing, approximately 17 at.% nitrogen is incorporated at the HfAlON/Si interface. In-situ 3 step post-deposition annealing decreases metallic Hf bonding, which exists at the HfO/sub 2/-Al/sub 2/O/sub 3/ laminate/Si interface. As a result, we can suppress C-V hysteresis and improve current performance. Finally, well-behaved 100 nm CMOSFET devices are achieved. The measured saturation currents at 1.2 V V/sub dd/ are 585 /spl mu//spl Aring///spl mu/m (I/sub off/= 10 nA//spl mu/m) for nMOSFET and 265 /spl mu/A//spl mu/m (I/sub off/=10 nA//spl mu/m) for pMOSFET, which are approximately 80% of those of nitrided SiO/sub 2/. In terms of I/sub on/-I/sub off/ characteristics of n/pMOSFETs, these results represent the best current performance compared with previous reports for poly-Si gate CMOSFETs with high-k gate dielectrics.","PeriodicalId":74909,"journal":{"name":"Technical digest. International Electron Devices Meeting","volume":"56 1","pages":"853-856"},"PeriodicalIF":0.0000,"publicationDate":"2002-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Technical digest. International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2002.1175971","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

For the first time, we integrated poly-Si gate CMOSFETs with nitrogen incorporated HfO/sub 2/-Al/sub 2/O/sub 3/ laminate (HfAlON) as gate dielectrics. Both low gate leakage currents (0.1 mA/cm/sup 2/ at V/sub g/=+1.0 V) and low EOT (15.6 /spl Aring/) sufficiently satisfy the specifications (EOT=12/spl sim/20 /spl Aring/, J/sub g/=2.2 mA/cm/sup 2/) estimated by ITRS for low power applications. By in-situ 3 step post-deposition annealing, approximately 17 at.% nitrogen is incorporated at the HfAlON/Si interface. In-situ 3 step post-deposition annealing decreases metallic Hf bonding, which exists at the HfO/sub 2/-Al/sub 2/O/sub 3/ laminate/Si interface. As a result, we can suppress C-V hysteresis and improve current performance. Finally, well-behaved 100 nm CMOSFET devices are achieved. The measured saturation currents at 1.2 V V/sub dd/ are 585 /spl mu//spl Aring///spl mu/m (I/sub off/= 10 nA//spl mu/m) for nMOSFET and 265 /spl mu/A//spl mu/m (I/sub off/=10 nA//spl mu/m) for pMOSFET, which are approximately 80% of those of nitrided SiO/sub 2/. In terms of I/sub on/-I/sub off/ characteristics of n/pMOSFETs, these results represent the best current performance compared with previous reports for poly-Si gate CMOSFETs with high-k gate dielectrics.
氮掺杂HfO2-Al2O3层压栅电介质改善了cmosfet的电流性能
我们首次集成了含氮的HfO/sub - 2/-Al/sub - 2/O/sub - 3/层压板(HfAlON)作为栅极介质的多晶硅栅极cmosfet。低栅漏电流(0.1 mA/cm/sup 2/ at V/sub g/=+1.0 V)和低EOT (15.6 /spl Aring/)足以满足ITRS估计的低功耗应用规范(EOT=12/spl sim/20 /spl Aring/, J/sub g/=2.2 mA/cm/sup 2/)。通过原位3步沉积后退火,得到约17 at。在HfAlON/Si界面处加入氮气。原位3步沉积后退火降低了HfO/sub - 2/-Al/sub - 2/O/sub - 3/层压板/Si界面上金属Hf键的形成。因此,我们可以抑制C-V迟滞,提高电流性能。最后,获得了性能良好的100nm CMOSFET器件。在1.2 V V/sub / dd/下,nMOSFET的饱和电流为585 /spl mu//spl Aring///spl mu/m (I/sub off/=10 nA//spl mu/m), pMOSFET的饱和电流为265 /spl mu/A//spl mu/m (I/sub off/=10 nA//spl mu/m),约为氮化SiO/sub / 2/的80%。就n/ pmosfet的I/sub - on/ I/sub - off/特性而言,与之前报道的具有高k栅极电介质的多晶硅栅极cmosfet相比,这些结果代表了最佳的电流性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
4.50
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信