High speed acquisition and storage platform for SDR applications development

2011 VII Southern Conference on Programmable Logic (SPL) Pub Date : 2011-04-13 DOI:10.1109/SPL.2011.5782619

Jorge Cogo, Javier G. García, P. A. Roncagliolo, C. Muravchik

引用次数: 4

Abstract

In this work we present the design of an FPGA based platform for acquiring and storing signals for SDR applications. The system comprises an embedded RISC processor, an A/D converter, RAM memory chips and a DMA controller core. This last component was designed from scratch to meet the high data rate and bulk requirements.

查看原文本刊更多论文

用于SDR应用开发的高速采集和存储平台

在这项工作中，我们提出了一个基于FPGA的平台的设计，用于SDR应用的信号采集和存储。该系统由嵌入式RISC处理器、A/D转换器、RAM存储芯片和DMA控制器核心组成。最后一个组件是从头开始设计的，以满足高数据速率和批量需求。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

2011 VII Southern Conference on Programmable Logic (SPL)

自引率

0.00%

发文量