A. Serrano-Cases, José Isaza-González, S. Cuenca-Asensi, A. Martínez-Álvarez
{"title":"On the influence of compiler optimizations in the fault tolerance of embedded systems","authors":"A. Serrano-Cases, José Isaza-González, S. Cuenca-Asensi, A. Martínez-Álvarez","doi":"10.1109/IOLTS.2016.7604701","DOIUrl":null,"url":null,"abstract":"This paper proposes a method for tuning compilations to improve the size, execution time and reliability of the final application altogether. Our approach implements a genetic strategy with a multi-objective evolution that takes advantage of the NSGA-II algorithm for selecting the best compilations. Experiments show that reliability can be improved by efficiently exploring the compiler optimization options. As a consequence, our method enhances the application fault coverage from 3% to 6% and gets increments of MWTF from 15% to 45%.","PeriodicalId":6580,"journal":{"name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","volume":"9 1 1","pages":"207-208"},"PeriodicalIF":0.0000,"publicationDate":"2016-07-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IOLTS.2016.7604701","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9
Abstract
This paper proposes a method for tuning compilations to improve the size, execution time and reliability of the final application altogether. Our approach implements a genetic strategy with a multi-objective evolution that takes advantage of the NSGA-II algorithm for selecting the best compilations. Experiments show that reliability can be improved by efficiently exploring the compiler optimization options. As a consequence, our method enhances the application fault coverage from 3% to 6% and gets increments of MWTF from 15% to 45%.