Shireen Warnock, Chang-Lee Chen, Jeffrey Knechtl, R. Molnar, D. Yost, M. Cook, C. Stull, Ryan Johnson, C. Galbraith, J. Daulton, Weilin Hu, G. Pinelli, J. Perozek, T. Palacios, Beijia Zhang, J. Herd, C. Keast
{"title":"InAlN/GaN-on-Si HEMT with 4.5 W/mm in a 200-mm CMOS-Compatible MMIC Process for 3D Integration","authors":"Shireen Warnock, Chang-Lee Chen, Jeffrey Knechtl, R. Molnar, D. Yost, M. Cook, C. Stull, Ryan Johnson, C. Galbraith, J. Daulton, Weilin Hu, G. Pinelli, J. Perozek, T. Palacios, Beijia Zhang, J. Herd, C. Keast","doi":"10.1109/IMS30576.2020.9224061","DOIUrl":null,"url":null,"abstract":"In this paper we present a fully CMOS-compatible fabrication process for GaN-on-Si monolithic microwave integrated circuits (MMICs) on 200-mm-diameter wafers. This process also enables wafer-level 3D integration of GaN MMICs with Si CMOS circuits to enhance performance and functionality while reducing the size, weight, power, as well as the cost. We demonstrate our progress towards full 3D integration, including a discussion on GaN HEMT fabrication and bonding with a Si CMOS wafer. With the use of an InA1N barrier layer we show a GaN-on-Si HEMT output power of 4.5 W/mm and PAE of 53% at 10 GHz.","PeriodicalId":6784,"journal":{"name":"2020 IEEE/MTT-S International Microwave Symposium (IMS)","volume":"128 1","pages":"289-292"},"PeriodicalIF":0.0000,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE/MTT-S International Microwave Symposium (IMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMS30576.2020.9224061","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10
Abstract
In this paper we present a fully CMOS-compatible fabrication process for GaN-on-Si monolithic microwave integrated circuits (MMICs) on 200-mm-diameter wafers. This process also enables wafer-level 3D integration of GaN MMICs with Si CMOS circuits to enhance performance and functionality while reducing the size, weight, power, as well as the cost. We demonstrate our progress towards full 3D integration, including a discussion on GaN HEMT fabrication and bonding with a Si CMOS wafer. With the use of an InA1N barrier layer we show a GaN-on-Si HEMT output power of 4.5 W/mm and PAE of 53% at 10 GHz.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
