Performance enhancement of triple material double gate TFET with heterojunction and heterodielectric

P. Vimala , T.S. Arun Samuel , D. Nirmal , Ajit Kumar Panda
{"title":"Performance enhancement of triple material double gate TFET with heterojunction and heterodielectric","authors":"P. Vimala ,&nbsp;T.S. Arun Samuel ,&nbsp;D. Nirmal ,&nbsp;Ajit Kumar Panda","doi":"10.1016/j.ssel.2019.10.001","DOIUrl":null,"url":null,"abstract":"<div><p>In this paper, we proposed a 2 dimensional model of tripple material double gate Tunnel Field Effect Transistor (TM-DG TFET) with hetero-junction formed by germanium and silicon materials in the source-channel junction and heterodielectric gate stack is used with Silicon Dioxide (SiO<sub>2</sub>) and Hafnium Dioxide (HfO<sub>2</sub>) as dielectric materials. The electrical characteristics like surface potential, electric field, drain current and transconductance are demonstrated for the device by using commercially available 2D numerical device simulator Silvaco TCAD ATLAS. The variation of the drain currnet or ON current with the varying channel length (<em>L</em>), doping concentration of drain and source (N<sub>A</sub> and N<sub>D</sub>), thickness of device (<em>t</em><sub>si</sub>) and effective oxide layer thickness (<em>t</em><sub>ox</sub>) of the device is evaluated and presented. It is demonstrated that the proposed TM-DG TFET structure has better performance than single material and double material TFET. The proposed model shows a lower ambipolar current and a better <em>I</em><sub>ON</sub>/<em>I</em><sub>OFF</sub> ratio. Moreover, the influence of Germanium/Silicon hetero-junction has reduces the tunneling barrier width is exactly depicted. Hence the ON current (10<sup>−3</sup>A) of the proposed device is improved at the level of CMOS transistors.</p></div>","PeriodicalId":101175,"journal":{"name":"Solid State Electronics Letters","volume":"1 2","pages":"Pages 64-72"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/j.ssel.2019.10.001","citationCount":"18","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid State Electronics Letters","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S2589208819300201","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 18

Abstract

In this paper, we proposed a 2 dimensional model of tripple material double gate Tunnel Field Effect Transistor (TM-DG TFET) with hetero-junction formed by germanium and silicon materials in the source-channel junction and heterodielectric gate stack is used with Silicon Dioxide (SiO2) and Hafnium Dioxide (HfO2) as dielectric materials. The electrical characteristics like surface potential, electric field, drain current and transconductance are demonstrated for the device by using commercially available 2D numerical device simulator Silvaco TCAD ATLAS. The variation of the drain currnet or ON current with the varying channel length (L), doping concentration of drain and source (NA and ND), thickness of device (tsi) and effective oxide layer thickness (tox) of the device is evaluated and presented. It is demonstrated that the proposed TM-DG TFET structure has better performance than single material and double material TFET. The proposed model shows a lower ambipolar current and a better ION/IOFF ratio. Moreover, the influence of Germanium/Silicon hetero-junction has reduces the tunneling barrier width is exactly depicted. Hence the ON current (10−3A) of the proposed device is improved at the level of CMOS transistors.

异质结和异质介质三重材料双栅TFET的性能增强
本文提出了一种三材料双栅隧道场效应晶体管(TM-DG TFET)的二维模型,其源沟道结由锗和硅材料构成异质结,异质介质栅极堆采用二氧化硅(SiO2)和二氧化铪(HfO2)作为介质材料。利用市售的二维数值器件模拟器Silvaco TCAD ATLAS,演示了该器件的表面电位、电场、漏极电流和跨导等电学特性。给出了漏极电流或导通电流随通道长度(L)、漏极和源极掺杂浓度(NA和ND)、器件厚度(tsi)和器件有效氧化层厚度(tox)的变化规律。结果表明,所提出的TM-DG TFET结构比单材料和双材料TFET具有更好的性能。该模型具有较低的双极电流和较好的离子/IOFF比。此外,还准确地描述了锗硅异质结对隧道势垒宽度减小的影响。因此,所提出的器件的ON电流(10−3A)在CMOS晶体管的水平上得到了改善。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信