From devices to circuits: modelling the performance of 5nm nanosheets

Abstract

A simulation flow for design-technology co-optimisation using 5nm stacked nanowires is presented. The effect of variation in key process parameters on the behaviour of benchmark circuits is examined through the use of variability-aware compact models, accounting for both global and local variability.