A 0.5 V class AB quasi FGMOS pseudo fully differential CMOS op-amp with rail-to-rail input/output swing

Thawatchai Thongleam, A. Suadet, Arnon Kanjanop, Pratchayaporn Singhanath, Buncha Hirunsing, Weerasak Chuenta, V. Kasemsuwan
{"title":"A 0.5 V class AB quasi FGMOS pseudo fully differential CMOS op-amp with rail-to-rail input/output swing","authors":"Thawatchai Thongleam, A. Suadet, Arnon Kanjanop, Pratchayaporn Singhanath, Buncha Hirunsing, Weerasak Chuenta, V. Kasemsuwan","doi":"10.1109/ICMSAO.2011.5775556","DOIUrl":null,"url":null,"abstract":"This paper presents a 0.5 V pseudo fully differential CMOS op-amp with rail-to-rail input/output swing. The circuit is designed based on class AB input and output stages. In the design, quasi FGMOS transistors are employed. The proposed amplifier is designed using 0.18 μm CMOS technology, and the simulation results show rail-to-rail input and output swings. The open-loop gain and gain-bandwidth product show 73.3 dB and 12.6 MHz. The CMRR is 73.2 dB (at 1 kHz) and the power consumption is 27.9 μW.","PeriodicalId":6383,"journal":{"name":"2011 Fourth International Conference on Modeling, Simulation and Applied Optimization","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2011-04-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Fourth International Conference on Modeling, Simulation and Applied Optimization","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMSAO.2011.5775556","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a 0.5 V pseudo fully differential CMOS op-amp with rail-to-rail input/output swing. The circuit is designed based on class AB input and output stages. In the design, quasi FGMOS transistors are employed. The proposed amplifier is designed using 0.18 μm CMOS technology, and the simulation results show rail-to-rail input and output swings. The open-loop gain and gain-bandwidth product show 73.3 dB and 12.6 MHz. The CMRR is 73.2 dB (at 1 kHz) and the power consumption is 27.9 μW.
一种具有轨对轨输入/输出摆幅的0.5 V AB类准FGMOS伪全差分CMOS运放
本文提出了一种具有轨对轨输入/输出摆幅的0.5 V伪全差分CMOS运放。该电路是基于AB类输入输出级设计的。在设计中,采用了准FGMOS晶体管。该放大器采用0.18 μm CMOS工艺设计,仿真结果显示出轨间输入和输出振荡。开环增益和增益带宽积分别为73.3 dB和12.6 MHz。CMRR为73.2 dB (1khz),功耗为27.9 μW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信