Electrical Characterization of High Performance Fine Pitch Interconnects in Silicon-Interconnect Fabric

SivaChandra Jangam, A. Bajwa, Kannan K Thankkappan, Premsagar Kittur, S. Iyer
{"title":"Electrical Characterization of High Performance Fine Pitch Interconnects in Silicon-Interconnect Fabric","authors":"SivaChandra Jangam, A. Bajwa, Kannan K Thankkappan, Premsagar Kittur, S. Iyer","doi":"10.1109/ECTC.2018.00197","DOIUrl":null,"url":null,"abstract":"The Silicon-Interconnect Fabric (Si-IF) is a highly scalable platform for heterogenous integration of dielets using a fine interconnect pitch (? 10 µm) and small inter-dielet spacing (? 100 µm) [1]. In our fine-pitch integration scheme, short links on Si-IF (? 500 µm) are used for inter-dielet communication, reducing the latency (? 35 ps) and energy /bit (? 0.04 pJ/b) [2]. In this paper, we demonstrate the excellent transfer characteristics of the Si-IF links, verified experimentally. The measured insertion loss in these short Si-IF links (? 500 µm) is ? 2 dB for frequencies up to 30 GHz. Further, the transfer characteristics show only a single pole, demonstrating an RC-link behavior. We show that assemblies on Si-IF have 16-25X lower parasitic inductance, and 6-40X lower parasitic capacitance compared to assemblies on interposers and PCBs. We illustrate that using the Simple Universal Parallel intERface for chips (SuperCHIPS) protocol [2] for data transfer, data rates of ? 10 Gbps/link are realizable at an energy/bit of ? 0.04 pJ/b. Subsequently, due to the high interconnect density, the overall bandwidth/mm is ? 8 Tbps/mm. This corresponds to an improvement of 120-300X in bandwidth/mm and a reduction of 100-500X in energy/bit compared to a conventional PCB-based integration.","PeriodicalId":6555,"journal":{"name":"2018 IEEE 68th Electronic Components and Technology Conference (ECTC)","volume":"1 1","pages":"1283-1288"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"25","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 68th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2018.00197","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 25

Abstract

The Silicon-Interconnect Fabric (Si-IF) is a highly scalable platform for heterogenous integration of dielets using a fine interconnect pitch (? 10 µm) and small inter-dielet spacing (? 100 µm) [1]. In our fine-pitch integration scheme, short links on Si-IF (? 500 µm) are used for inter-dielet communication, reducing the latency (? 35 ps) and energy /bit (? 0.04 pJ/b) [2]. In this paper, we demonstrate the excellent transfer characteristics of the Si-IF links, verified experimentally. The measured insertion loss in these short Si-IF links (? 500 µm) is ? 2 dB for frequencies up to 30 GHz. Further, the transfer characteristics show only a single pole, demonstrating an RC-link behavior. We show that assemblies on Si-IF have 16-25X lower parasitic inductance, and 6-40X lower parasitic capacitance compared to assemblies on interposers and PCBs. We illustrate that using the Simple Universal Parallel intERface for chips (SuperCHIPS) protocol [2] for data transfer, data rates of ? 10 Gbps/link are realizable at an energy/bit of ? 0.04 pJ/b. Subsequently, due to the high interconnect density, the overall bandwidth/mm is ? 8 Tbps/mm. This corresponds to an improvement of 120-300X in bandwidth/mm and a reduction of 100-500X in energy/bit compared to a conventional PCB-based integration.
硅互连结构中高性能细间距互连的电学特性
硅互连结构(Si-IF)是一种高度可扩展的平台,用于使用精细互连间距(?10µm)和小的介子间距(?100µm)[1]。在我们的小间距集成方案中,Si-IF (?500µm)用于层间通信,减少延迟(?35ps)和能量/比特(?[2]。在本文中,我们证明了硅中频链路的优良传输特性,并通过实验进行了验证。在这些短Si-IF链路中测量到的插入损耗(?500µm)是?频率最高可达30ghz,为2db。此外,转移特性仅显示单极,显示出rc链接行为。我们表明,与中间层和pcb上的组件相比,Si-IF上的组件具有16-25倍的低寄生电感和6-40倍的低寄生电容。我们说明使用简单通用并行接口芯片(SuperCHIPS)协议[2]进行数据传输,数据速率为?10 Gbps/链路可以在能量/比特?0.04 pJ / b。随后,由于互连密度高,总体带宽/mm为?8真沸点/毫米。与传统的基于pcb的集成相比,这相当于带宽/mm提高120-300X,能量/比特降低100-500X。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信