Horizontal Vertical and SuperQueen Parity (HVSQ) Method for Soft Error Tolerance

Abstract

Erroneous data can cause a system to be failed. Though there are several methods for detection and correction, with the increasing amount of errors, it becomes difficult, for both detection, and correction of these erroneous codes. For solving these issues, this paper represents an effective method for solving multiple errors by using Horizontal-Vertical-SuperQueen (HVSQ) parity bits in code. It works with 121 data bits and 44 parity bits. And this method has a higher correction rate with less code overhead and higher code-rate. For these 121 bits of data, we need only 44 redundant bits which, indicate 36.36% of bit overhead and can solve up to 3 bit of errors. It also shows better accuracy in the increased number of errors in data bits.