A novel scallop free TSV etching method in magnetic neutral loop discharge plasma

Y. Morikawa, T. Murayama, T. Sakuishi, M. Yoshii, K. Suu
{"title":"A novel scallop free TSV etching method in magnetic neutral loop discharge plasma","authors":"Y. Morikawa, T. Murayama, T. Sakuishi, M. Yoshii, K. Suu","doi":"10.1109/ECTC.2012.6248923","DOIUrl":null,"url":null,"abstract":"In recent years, \"2.5D silicon interposers\" and \"Full 3D stacked\" technology for high-performance LSI has attracted much attention since this technology can solve interconnection problems using TSV (Through Silicon Via) to electrically connect stacked LSI. 2.5D and 3D Si integration has great advantages over conventional two-dimensional devices such as high packaging density, small wire length, high-speed operation, low power consumption, and high feasibility for parallel processing.","PeriodicalId":6384,"journal":{"name":"2012 IEEE 62nd Electronic Components and Technology Conference","volume":"19 1","pages":"794-795"},"PeriodicalIF":0.0000,"publicationDate":"2012-07-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 62nd Electronic Components and Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2012.6248923","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 18

Abstract

In recent years, "2.5D silicon interposers" and "Full 3D stacked" technology for high-performance LSI has attracted much attention since this technology can solve interconnection problems using TSV (Through Silicon Via) to electrically connect stacked LSI. 2.5D and 3D Si integration has great advantages over conventional two-dimensional devices such as high packaging density, small wire length, high-speed operation, low power consumption, and high feasibility for parallel processing.
磁中性环放电等离子体中无扇贝的TSV刻蚀新方法
近年来,高性能LSI的“2.5D硅中间层”和“全3D堆叠”技术备受关注,因为该技术可以解决使用TSV (Through silicon Via)电连接堆叠LSI的互连问题。与传统的二维器件相比,2.5D和3D Si集成具有封装密度高、线长小、运行速度快、功耗低、并行处理可行性高等优点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信