Design of a CORDIC processor for mixed-signal A/D conversion

M. Yeary, R. Fink, H. Sundaresan, D. Guidry
{"title":"Design of a CORDIC processor for mixed-signal A/D conversion","authors":"M. Yeary, R. Fink, H. Sundaresan, D. Guidry","doi":"10.1109/IMTC.2001.928176","DOIUrl":null,"url":null,"abstract":"This paper proposes a new method which offers a high level of synchronization between a source, which is primarily digital, that generates a test signal and the ADC that will sample it. By using using a single clock to control the source, a clock divider may be used to derive a clock that will trigger an ADC at the appropriate times to produce a coherently sampled data set. Thus the timing of the waveform and the ADC will be accurately synchronized; moreover, since test time is a valuable commodity, a predictable number of clock cycles can be issued in order to generate a sampled data set. A computer simulation is given which fully characterizes the theoretical aspects of this paper. In addition, selected laboratory measurements are also given for discussion.","PeriodicalId":68878,"journal":{"name":"Journal of Measurement Science and Instrumentation","volume":"45 1","pages":"733-737 vol.2"},"PeriodicalIF":0.0000,"publicationDate":"2001-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Measurement Science and Instrumentation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMTC.2001.928176","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper proposes a new method which offers a high level of synchronization between a source, which is primarily digital, that generates a test signal and the ADC that will sample it. By using using a single clock to control the source, a clock divider may be used to derive a clock that will trigger an ADC at the appropriate times to produce a coherently sampled data set. Thus the timing of the waveform and the ADC will be accurately synchronized; moreover, since test time is a valuable commodity, a predictable number of clock cycles can be issued in order to generate a sampled data set. A computer simulation is given which fully characterizes the theoretical aspects of this paper. In addition, selected laboratory measurements are also given for discussion.
用于混合信号a /D转换的CORDIC处理器的设计
本文提出了一种新方法,该方法在产生测试信号的源(主要是数字源)和将对其采样的ADC之间提供高水平的同步。通过使用单个时钟来控制源,可以使用时钟分频器来派生时钟,该时钟将在适当的时间触发ADC以产生相干采样数据集。因此,波形和ADC的时序将被精确地同步;此外,由于测试时间是一种有价值的商品,因此可以发布可预测数量的时钟周期,以生成采样数据集。最后给出了一个计算机仿真,充分体现了本文理论研究的特点。此外,选定的实验室测量也给出了讨论。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
927
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信