A Low Noise Precision Operational Amplifier

Chenghe Wang, Liang Guo, Yuanjie Zhou
{"title":"A Low Noise Precision Operational Amplifier","authors":"Chenghe Wang, Liang Guo, Yuanjie Zhou","doi":"10.1109/ICSICT49897.2020.9278366","DOIUrl":null,"url":null,"abstract":"A low noise precision operational amplifier is presented in this paper, which has the advantages of low offset and low noise for high precision, high resolution and low error applications. The design was fabricated with a 40V bipolar process. The input stage of the circuit is a resistive load differential pair with an input bias current compensation structure. The second stage is a common-emitter structure in the middle. The output stage is complementary push-pull structure. When power supply is ±15V, measured results show that slew rate of the OPA is 0.3V/μs, it gets an open loop gain of 132dB with a supply current of 1.7mA and an input bias current of 2nA, the equivalent input noise is only 8nV/ √ Hz, and the area is about 2.3mm×1.6mm.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"13 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT49897.2020.9278366","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A low noise precision operational amplifier is presented in this paper, which has the advantages of low offset and low noise for high precision, high resolution and low error applications. The design was fabricated with a 40V bipolar process. The input stage of the circuit is a resistive load differential pair with an input bias current compensation structure. The second stage is a common-emitter structure in the middle. The output stage is complementary push-pull structure. When power supply is ±15V, measured results show that slew rate of the OPA is 0.3V/μs, it gets an open loop gain of 132dB with a supply current of 1.7mA and an input bias current of 2nA, the equivalent input noise is only 8nV/ √ Hz, and the area is about 2.3mm×1.6mm.
一种低噪声精密运算放大器
本文提出了一种低噪声精密运算放大器,它具有低偏置和低噪声的优点,适用于高精度、高分辨率和低误差的应用。该设计采用40V双极工艺制造。该电路的输入级是带有输入偏置电流补偿结构的阻性负载差分对。第二级是中间的共发射极结构。输出级为互补推挽结构。当电源为±15V时,测量结果表明,OPA的摆率为0.3V/μs,在电源电流为1.7mA,输入偏置电流为2nA的情况下,其开环增益为132dB,等效输入噪声仅为8nV/√Hz,面积约为2.3mm×1.6mm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信