Shyng-Tsong Chen, Tae-Soo Kim, S. Nam, N. Lafferty, C. Koay, N. Saulnier, Wenhui Wang, Yongan Xu, B. Duclaux, Y. Mignot, M. Beard, Y. Yin, H. Shobha, O. van der Straten, M. He, J. Kelly, M. Colburn, T. Spooner
{"title":"48nm Pitch cu dual-damascene interconnects using self aligned double patterning scheme","authors":"Shyng-Tsong Chen, Tae-Soo Kim, S. Nam, N. Lafferty, C. Koay, N. Saulnier, Wenhui Wang, Yongan Xu, B. Duclaux, Y. Mignot, M. Beard, Y. Yin, H. Shobha, O. van der Straten, M. He, J. Kelly, M. Colburn, T. Spooner","doi":"10.1109/IITC.2013.6615589","DOIUrl":null,"url":null,"abstract":"For sub-64nm pitch interconnects build, it is beneficial to use Self Aligned Double Patterning (SADP) scheme for line level patterning. Usually a 2X pitch pattern was printed first, followed by a Sidewall Image Transfer (SIT) technique to create the 1X pitch pattern. A block lithography process is then used to trim this pattern to form the actual designed pattern. In this paper, 48nm and 45nm pitch SADP build will be used as examples to demonstrate the SADP patterning scheme. General discussions about this patterning scheme will be provided including: 1) the process flow of this technique, 2) benefits of the technique vs. pitch split approach, 3) the design impact and limitation, and 4) the extendability to smaller line pitch build.","PeriodicalId":6377,"journal":{"name":"2013 IEEE International Interconnect Technology Conference - IITC","volume":"20 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2013-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Interconnect Technology Conference - IITC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2013.6615589","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
For sub-64nm pitch interconnects build, it is beneficial to use Self Aligned Double Patterning (SADP) scheme for line level patterning. Usually a 2X pitch pattern was printed first, followed by a Sidewall Image Transfer (SIT) technique to create the 1X pitch pattern. A block lithography process is then used to trim this pattern to form the actual designed pattern. In this paper, 48nm and 45nm pitch SADP build will be used as examples to demonstrate the SADP patterning scheme. General discussions about this patterning scheme will be provided including: 1) the process flow of this technique, 2) benefits of the technique vs. pitch split approach, 3) the design impact and limitation, and 4) the extendability to smaller line pitch build.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
